.. |
AsmParser
|
[NFC] Header cleanup
|
2016-04-18 09:17:29 +00:00 |
Disassembler
|
[NFC] Header cleanup
|
2016-04-18 09:17:29 +00:00 |
MCTargetDesc
|
[NFC] Header cleanup
|
2016-04-18 09:17:29 +00:00 |
TargetInfo
|
|
|
BitTracker.cpp
|
[Hexagon] Fix compilation error with GCC 6
|
2016-02-18 16:10:27 +00:00 |
BitTracker.h
|
|
|
CMakeLists.txt
|
[Hexagon] Optimize stack slot spills
|
2016-02-12 22:53:35 +00:00 |
Hexagon.h
|
|
|
Hexagon.td
|
|
|
HexagonAsmPrinter.cpp
|
[NFC] Header cleanup
|
2016-04-18 09:17:29 +00:00 |
HexagonAsmPrinter.h
|
|
|
HexagonBitSimplify.cpp
|
[NFC] Header cleanup
|
2016-04-18 09:17:29 +00:00 |
HexagonBitTracker.cpp
|
CodeGen: TII: Take MachineInstr& in predicate API, NFC
|
2016-02-23 02:46:52 +00:00 |
HexagonBitTracker.h
|
|
|
HexagonBlockRanges.cpp
|
[NFC] Header cleanup
|
2016-04-18 09:17:29 +00:00 |
HexagonBlockRanges.h
|
[Hexagon] Optimize stack slot spills
|
2016-02-12 22:53:35 +00:00 |
HexagonCallingConv.td
|
|
|
HexagonCFGOptimizer.cpp
|
[NFC] Header cleanup
|
2016-04-18 09:17:29 +00:00 |
HexagonCommonGEP.cpp
|
Introduce analysis pass to compute PostDominators in the new pass manager. NFC
|
2016-02-25 17:54:07 +00:00 |
HexagonCopyToCombine.cpp
|
Add MachineFunctionProperty checks for AllVRegsAllocated for target passes
|
2016-04-04 17:09:25 +00:00 |
HexagonEarlyIfConv.cpp
|
[NFC] Header cleanup
|
2016-04-18 09:17:29 +00:00 |
HexagonExpandCondsets.cpp
|
CodeGen: Take MachineInstr& in SlotIndexes and LiveIntervals, NFC
|
2016-02-27 06:40:41 +00:00 |
HexagonFixupHwLoops.cpp
|
Add MachineFunctionProperty checks for AllVRegsAllocated for target passes
|
2016-04-04 17:09:25 +00:00 |
HexagonFrameLowering.cpp
|
Add MachineFunctionProperty checks for AllVRegsAllocated for target passes
|
2016-04-04 17:09:25 +00:00 |
HexagonFrameLowering.h
|
Change eliminateCallFramePseudoInstr() to return an iterator
|
2016-03-31 18:33:38 +00:00 |
HexagonGenExtract.cpp
|
|
|
HexagonGenInsert.cpp
|
[NFC] Header cleanup
|
2016-04-18 09:17:29 +00:00 |
HexagonGenMux.cpp
|
Add MachineFunctionProperty checks for AllVRegsAllocated for target passes
|
2016-04-04 17:09:25 +00:00 |
HexagonGenPredicate.cpp
|
[NFC] Header cleanup
|
2016-04-18 09:17:29 +00:00 |
HexagonHardwareLoops.cpp
|
Revert "CodeGen: MachineInstr::getIterator() => getInstrIterator(), NFC"
|
2016-02-22 20:49:58 +00:00 |
HexagonInstrAlias.td
|
|
|
HexagonInstrEnc.td
|
|
|
HexagonInstrFormats.td
|
|
|
HexagonInstrFormatsV4.td
|
|
|
HexagonInstrFormatsV60.td
|
|
|
HexagonInstrInfo.cpp
|
[Hexagon] Generate PIC-specific versions of save/restore routines
|
2016-03-24 19:18:48 +00:00 |
HexagonInstrInfo.h
|
CodeGen: TII: Take MachineInstr& in predicate API, NFC
|
2016-02-23 02:46:52 +00:00 |
HexagonInstrInfo.td
|
[Hexagon] Adding relocation for code size, cold path optimization allowing a 23-bit 4-byte aligned relocation to be a valid instruction encoding.
|
2016-02-16 20:38:17 +00:00 |
HexagonInstrInfoV3.td
|
[Hexagon] Add support for run-time stack overflow checking
|
2016-03-24 20:20:07 +00:00 |
HexagonInstrInfoV4.td
|
[Hexagon] Add support for run-time stack overflow checking
|
2016-03-24 20:20:07 +00:00 |
HexagonInstrInfoV5.td
|
|
|
HexagonInstrInfoV60.td
|
[Hexagon] Improve handling of unaligned vector loads and stores
|
2016-03-28 15:43:03 +00:00 |
HexagonInstrInfoVector.td
|
|
|
HexagonIntrinsics.td
|
[Hexagon] Eliminate pseudo instructions for circ/brev loads and stores
|
2016-02-12 17:01:51 +00:00 |
HexagonIntrinsicsDerived.td
|
|
|
HexagonIntrinsicsV3.td
|
|
|
HexagonIntrinsicsV4.td
|
|
|
HexagonIntrinsicsV5.td
|
|
|
HexagonIntrinsicsV60.td
|
|
|
HexagonISelDAGToDAG.cpp
|
[NFC] Header cleanup
|
2016-04-18 09:17:29 +00:00 |
HexagonISelLowering.cpp
|
Use MVT instead of EVT to remove a bunch of unnecessary calls to getSimpleVT.
|
2016-04-15 06:20:21 +00:00 |
HexagonISelLowering.h
|
Use MVT instead of EVT to remove a bunch of unnecessary calls to getSimpleVT.
|
2016-04-15 06:20:21 +00:00 |
HexagonIsetDx.td
|
|
|
HexagonMachineFunctionInfo.cpp
|
|
|
HexagonMachineFunctionInfo.h
|
[Hexagon] Speed up frame lowering when no optimizations are enabled
|
2016-03-28 14:42:03 +00:00 |
HexagonMachineScheduler.cpp
|
CodeGen: Update DFAPacketizer API to take MachineInstr&, NFC
|
2016-02-27 19:09:00 +00:00 |
HexagonMachineScheduler.h
|
[NFC] Header cleanup
|
2016-04-18 09:17:29 +00:00 |
HexagonMCInstLower.cpp
|
[Hexagon] Using MustExtend flag on expression instead of passing around bools.
|
2016-02-29 18:39:51 +00:00 |
HexagonNewValueJump.cpp
|
[NFC] Header cleanup
|
2016-04-18 09:17:29 +00:00 |
HexagonOperands.td
|
[Hexagon] Adding relocation for code size, cold path optimization allowing a 23-bit 4-byte aligned relocation to be a valid instruction encoding.
|
2016-02-16 20:38:17 +00:00 |
HexagonOptimizeSZextends.cpp
|
|
|
HexagonPeephole.cpp
|
CodeGen: TII: Take MachineInstr& in predicate API, NFC
|
2016-02-23 02:46:52 +00:00 |
HexagonRDF.cpp
|
|
|
HexagonRDF.h
|
|
|
HexagonRDFOpt.cpp
|
Add MachineFunctionProperty checks for AllVRegsAllocated for target passes
|
2016-04-04 17:09:25 +00:00 |
HexagonRegisterInfo.cpp
|
[NFC] Header cleanup
|
2016-04-18 09:17:29 +00:00 |
HexagonRegisterInfo.h
|
[Hexagon] Fix reserving emergency spill slots for register scavenger
|
2016-03-21 19:57:08 +00:00 |
HexagonRegisterInfo.td
|
[Hexagon] Mark HVX registers as volatile
|
2016-02-12 22:26:44 +00:00 |
HexagonSchedule.td
|
|
|
HexagonScheduleV4.td
|
TableGen: Check scheduling models for completeness
|
2016-03-01 20:03:21 +00:00 |
HexagonScheduleV55.td
|
TableGen: Check scheduling models for completeness
|
2016-03-01 20:03:21 +00:00 |
HexagonScheduleV60.td
|
TableGen: Check scheduling models for completeness
|
2016-03-01 20:03:21 +00:00 |
HexagonSelectCCInfo.td
|
|
|
HexagonSelectionDAGInfo.cpp
|
|
|
HexagonSelectionDAGInfo.h
|
|
|
HexagonSplitConst32AndConst64.cpp
|
[NFC] Header cleanup
|
2016-04-18 09:17:29 +00:00 |
HexagonSplitDouble.cpp
|
[NFC] Header cleanup
|
2016-04-18 09:17:29 +00:00 |
HexagonStoreWidening.cpp
|
|
|
HexagonSubtarget.cpp
|
|
|
HexagonSubtarget.h
|
|
|
HexagonSystemInst.td
|
|
|
HexagonTargetMachine.cpp
|
[Hexagon] Remove HexagonExpandPredSpillCode pass
|
2016-02-12 17:09:58 +00:00 |
HexagonTargetMachine.h
|
|
|
HexagonTargetObjectFile.cpp
|
|
|
HexagonTargetObjectFile.h
|
|
|
HexagonTargetStreamer.h
|
|
|
HexagonTargetTransformInfo.cpp
|
|
|
HexagonTargetTransformInfo.h
|
|
|
HexagonVLIWPacketizer.cpp
|
[NFC] Header cleanup
|
2016-04-18 09:17:29 +00:00 |
HexagonVLIWPacketizer.h
|
CodeGen: Update DFAPacketizer API to take MachineInstr&, NFC
|
2016-02-27 19:09:00 +00:00 |
LLVMBuild.txt
|
|
|
RDFCopy.cpp
|
|
|
RDFCopy.h
|
|
|
RDFDeadCode.cpp
|
|
|
RDFDeadCode.h
|
|
|
RDFGraph.cpp
|
CodeGen: TII: Take MachineInstr& in predicate API, NFC
|
2016-02-23 02:46:52 +00:00 |
RDFGraph.h
|
[NFC] Header cleanup
|
2016-04-18 09:17:29 +00:00 |
RDFLiveness.cpp
|
|
|
RDFLiveness.h
|
|
|