libretro/mame2003-plus-libretro
1
0 Fork 0
mirror of https://github.com/libretro/mame2003-plus-libretro.git synced 2026-11-07 18:36:31 -10:00
Code Issues Packages Projects Releases 1 Wiki Activity

Compare commits

base: libretro/mame2003-plus-libretro:Current
libretro/mame2003-plus-libretro:master libretro/mame2003-plus-libretro:arcadez2003-patch-11 libretro/mame2003-plus-libretro:arcadez2003-patch-10 libretro/mame2003-plus-libretro:arcadez2003-patch-9 libretro/mame2003-plus-libretro:arcadez2003-patch-8 libretro/mame2003-plus-libretro:markwkidd-patch-1 libretro/mame2003-plus-libretro:arcadez2003-patch-7 libretro/mame2003-plus-libretro:arcadez2003-patch-6 libretro/mame2003-plus-libretro:arcadez2003-patch-5 libretro/mame2003-plus-libretro:arcadez2003-patch-4 libretro/mame2003-plus-libretro:cpu-clock-scale-setting-change libretro/mame2003-plus-libretro:arcadez2003-patch-3 libretro/mame2003-plus-libretro:arcadez2003-patch-2 libretro/mame2003-plus-libretro:arcadez2003-patch-1 libretro/mame2003-plus-libretro:Call2
libretro/mame2003-plus-libretro:Current
..
compare: libretro/mame2003-plus-libretro:markwkidd-patch-1
libretro/mame2003-plus-libretro:master libretro/mame2003-plus-libretro:arcadez2003-patch-11 libretro/mame2003-plus-libretro:arcadez2003-patch-10 libretro/mame2003-plus-libretro:arcadez2003-patch-9 libretro/mame2003-plus-libretro:arcadez2003-patch-8 libretro/mame2003-plus-libretro:markwkidd-patch-1 libretro/mame2003-plus-libretro:arcadez2003-patch-7 libretro/mame2003-plus-libretro:arcadez2003-patch-6 libretro/mame2003-plus-libretro:arcadez2003-patch-5 libretro/mame2003-plus-libretro:arcadez2003-patch-4 libretro/mame2003-plus-libretro:cpu-clock-scale-setting-change libretro/mame2003-plus-libretro:arcadez2003-patch-3 libretro/mame2003-plus-libretro:arcadez2003-patch-2 libretro/mame2003-plus-libretro:arcadez2003-patch-1 libretro/mame2003-plus-libretro:Call2
libretro/mame2003-plus-libretro:Current
1535 Commits
Current .. markwkidd-patch-1
Author SHA1 Message Date
markwkidd 71bf4f7fcc Update descriptions for core resolution options 2026-10-25 16:37:26 -04:00
arcadez2003 0742497860 Merge pull request #2152 from zanac/tx1 
Tatsumi TX-1 / Buggy Boy from current MAME
 2026-10-25 20:08:32 +00:00
arcadez2003 02cbb28183 Merge pull request #2151 from zanac/ymf278b-state 
YMF278B, YMF262 and Fuuki FG-3: save states
 2026-10-25 20:03:31 +00:00
arcadez2003 daf2acebc9 Merge pull request #2143 from zanac/mwalk 
Moonwalker: the original System 18 board (FD1094 + 8751)
 2026-10-25 19:38:30 +00:00
arcadez2003 f8aebaebbc Merge pull request #2153 from zanac/toaplan2-savestates 
Toaplan 2: save states, RunAhead and netplay
 2026-10-25 19:15:05 +00:00
arcadez2003 9dcf3f94ed Merge pull request #2150 from zanac/toaplan2-v25 
Toaplan 2: NEC V25 sound CPU (Dogyuun, Knuckle Bash, FixEight, Grind Stormer / V-Five, Batsugun)
 2026-10-25 19:08:06 +00:00
Claude ccdf3afc6a Tatsumi TX-1 / Buggy Boy from current MAME (TX-1, Buggy Boy, Buggy Boy Junior) Closes #1478 
The driver of current MAME (Phil Bennett) in C89: the two 8086 CPUs and the
arithmetic unit, the road, object and character layers of the three screens,
the engine/noise sound with the AY-8910 / YM2149s, save states.

- 6 sets: tx1, tx1jb, tx1jc, buggyboy, buggyboyb, buggyboyjr
- the cockpit sets show their three screens side by side (768x240, 12:3), or
  only the middle one with the new core option "TX-1 / Buggy Boy Screens"
  (offered for those sets only)
- i86 core: the TEST input (WAIT instruction) and an opt-in 16-bit data bus
  (an aligned word is one access for the handlers); both off by default, the
  other i86/i186 games run as before
- the layer select and the TX-1 road pixel logic are lookup tables built
  from MAME's logic: same pixels, TX-1 about 40% faster

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_01N3fzdsnzkQVtgYtYzqepjX
 2026-10-25 19:42:25 +01:00
VanniandClaude Opus 5.5 e764a06a04 Toaplan 2: save states, RunAhead and netplay (video, driver state, V25 timers) 
The frames after loading a state are now the same as after the save, in
every Toaplan 2 / Raizing game, also when the state is loaded in the same
process as RunAhead and netplay do at every frame.

- Video (toaplan2_vidhrdw.c): the RAM of the GP9001 controllers (layers,
  sprites), their registers (scroll, flip, VRAM offset), the RAM of the
  68000 map written through a handler (palette, text layer, text tiles),
  as MAME's GP9001; after a load the tilemaps get their scroll and flip
  again and the text tiles in RAM whose bytes changed are decoded again
  (Batrider and Battle Bakraid: from a copy of the RAM when they were
  decoded).
- Driver: scanline counter, sound CPU latches and replies, Z80 bank,
  Raizing and FixEight bootleg OKI banks, Ghox paddles, the 68000 side of the Dogyuun location
  test shared RAM (now allocated once, 0x1000 bytes).
- V25: the timers are in the timer state; after a load only the clock
  divider is set again.

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_013Vje3pEtpLHubqCGwCgoQX
 2026-10-25 18:11:56 +01:00
Claude 0c9afd4989 YMF278B, YMF262 and Fuuki FG-3: save states 
None of the YMF278B (OPL4 PCM), YMF262 (OPL3) or Fuuki FG-3 state was in
the save states: after a load (RunAhead, netplay rollback, rewind) the
sound kept the voices of the frames run before the load, the YMF278B
timers and IRQ their old values, the sprites buffered by two frames and
the RAM shared by the two CPUs of the FG-3 too.

- YMF278B: every slot, the chip registers, timers and IRQ state.
- YMF262: every slot and channel, the chip registers; the slot outputs
  (pointers to the channel outputs) are saved as indexes.
- Fuuki FG-3: the two buffered sprite RAMs and tile banks, the shared RAM.

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_01N3fzdsnzkQVtgYtYzqepjX
 2026-10-25 17:09:58 +01:00
VanniandClaude Opus 5.5 127a425837 Toaplan 2: NEC V25 sound CPU (Dogyuun, Knuckle Bash, FixEight, Grind Stormer / V-Five, Batsugun) 
New NEC V25 CPU core (src/cpu/nec/v25.c), a port of MAME 0.264's v25.cpp
and v25sfr.cpp, with the opcode decryption tables of the Toaplan chips.

The Toaplan 2 games with a V25 now run their sound program as in MAME
0.264, in place of the sample tables (Knuckle Bash, Batsugun) or no sound
(Dogyuun, Grind Stormer, V-Five). FixEight works: its V25 reads the inputs
and the EEPROM holding the settings and the region.

- 68000 and V25 memory maps, clocks, shared RAM, the V25 reset (coin
  register and RESET instruction), DIP switches and jumpers read by the V25.
- The GP9001 video status as in MAME (blank in the horizontal sync too):
  the boot RAM tests of these games now take the same time as in MAME.
- Sets and names of MAME 0.264: new dogyuuna, dogyuunb, dogyuunt, kbashk,
  kbashp, batsuguna, batsugunc, batsugunb, 13 FixEight regional sets;
  grindsta -> grindstma, batugnsp -> batsugunsp, fixeighb -> fixeightbl;
  grindstm is now the parent of vfive; new ROMs for dogyuun and batsugun.
- Memory: no save state zone for a CPU without a memory region.
- Metadata (xml, history, cheats, catver) and frontend list updated.

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_013Vje3pEtpLHubqCGwCgoQX
 2026-10-25 17:00:58 +01:00
zanacandClaude eedb4b5ce0 CV1000: about 40% faster (SH-3 cache model, recompiler, SSE2/NEON blitter), same results (#2149) 
- SH-3 cache model: a fast path for a hit in the most recently used way
  of its block (no LRU update, no miss handling); the bus timing inlined
  in the memory accessors.
- SH-3 recompiler: block table of 512K entries instead of 64K (two code
  areas of some games shared the entries and recompiled each other).
- SH-3: memory accessors inlined, the fast RAM region of the previous
  access first; DMA byte transfers to fast RAM without a region lookup
  per byte.
- Blitter: uploads a row at a time; draws 8 pixels at a time with SSE2
  or NEON, the blend tables computed exactly (T(a, b) = (a * b) / 31 =
  mulhi(a * b, 2115) for every product up to 31 * 63). The C loop stays
  for the other hosts.

The save states are byte-identical to before, with the interpreter and
with the recompiler.


Claude-Session: https://claude.ai/code/session_01N3fzdsnzkQVtgYtYzqepjX

Co-authored-by: Claude <[email protected]>
 2026-10-25 11:35:37 -04:00
zanacandClaude Opus 5.5 65456ae709 Random numbers: the emulation's generator in place of the C library's rand()): (#2144) 
* Random numbers: the emulation's generator in place of the C library's rand()

The C library's rand() gives other numbers on each host and C library,
and its state is not in the save states: the games using it (the
Astrocade noise, the speech chips, the HuC6280 noise...) ran differently
after a state load (RunAhead, netplay rollback, rewind) and on another
host (netplay).

The code that only changes the picture gets a generator of its own, also
in the save states: the screen updates don't run on the skipped frames,
and the frameskip depends on the host speed.

Radar Scope's star noise compared mame_rand() with RAND_MAX, which is
0x7fff on MSVC.

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_01N3fzdsnzkQVtgYtYzqepjX

* Astrocade sound: the noise counter of the chip, not of the sample

The noise byte was refreshed reading current_count_N[i], with i the
sample position (up to the samples per frame), out of the array of two:
other variables and whatever follows them in memory, which is not the
same on every host and compiler.

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_01N3fzdsnzkQVtgYtYzqepjX

---------

Co-authored-by: Claude <[email protected]>
 2026-10-25 09:23:14 -04:00
zanacandClaude ff31c50883 Astrocade: save states (sound chip, video, machine, speech) (#2145) 
Nothing of the Astrocade games was in the save states: after a load
(RunAhead, netplay rollback, rewind) the interrupt and colour registers,
the magic RAM and pattern board, the sound chip and the speech word
being built kept their values from the frames run before the load.

The pattern board registers, the colour block counter and the Gorf timer
skip counter were static in their functions; they are now file statics.


Claude-Session: https://claude.ai/code/session_01N3fzdsnzkQVtgYtYzqepjX

Co-authored-by: Claude <[email protected]>
 2026-10-25 09:22:39 -04:00
zanacandClaude Opus 5.5 650346ec75 Cave CV1000: SH-3 (SH7709S) with recompiler, driver, EPIC12 blitter, YMZ770 Closes #751 (#2146) 
* Save states: the audio frame length (samples per frame) and its fraction

When the frame rate doesn't divide the sample rate, the frames alternate
their number of samples; where they are in that was not in the save state,
so after a load the mixer asked the streams for a different number of
samples and the audio drifted from the run that never loaded (netplay CRC
mismatches in the mixer state, RunAhead audio).

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_01N3fzdsnzkQVtgYtYzqepjX

* Cave CV1000: SH-3 (SH7709S) with recompiler, driver, EPIC12 blitter, YMZ770

The Cave CV1000-B and CV1000-D games (Mushihime-Sama, Ibara, Espgaluda II,
Muchi Muchi Pork, Pink Sweets, Mushihime-Sama Futari, Deathsmiles, DoDonPachi
Dai-Fukkatsu and their sets), ported to C89 from current MAME:

- src/cpu/sh3: the SH7709S interpreter (current MAME's SH-3 with the cycle
  counts of MAME's recompiler and its cache and bus timing model), the
  interrupt controller, timers, DMA, ports.
- src/cpu/sh3/sh3jit.c: an SH-3 recompiler on sljit with the same results
  as the interpreter, cycle for cycle (save states, netplay and RunAhead
  don't depend on it); core option "SH-3 Dynarec", on by default, offered
  on x86, x86-64, ARMv7 and AArch64.
- src/drivers/cv1k.c: memory maps, NAND flash, RTC9701, idle loop
  speedups, the sets.
- src/vidhrdw/cv1k_vidhrdw.c: the EPIC12 blitter (16-bit VRAM).
- src/sound/ymz770.c and the AMM variant of MPEG audio in mpeg_audio.c.

Everything is in the save states. Details in docs/cave-cv1000.md.

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_01N3fzdsnzkQVtgYtYzqepjX

---------

Co-authored-by: Claude <[email protected]>
 2026-10-25 09:22:06 -04:00
VanniandClaude Opus 5.5 3a553e7fb4 Moonwalker: the original System 18 board, with FD1094 and 8751 
The original sets now run: mwalk, mwalku and mwalkj (FD1094 encrypted 68000)
and their decrypted versions mwalkd, mwalkud and mwalkjd, as in MAME 0.264.
moonwalk and moonwlka are renamed to the current MAME names (mwalk, mwalku).

- machine/fd1094.c: FD1094 decryption (the algorithm of MAME's fd1094.cpp,
  BSD-3-Clause). The decrypted opcodes are cached per state and fetched
  through the 68000 opcode base; the state follows CMPI.L #imm,D0, the
  interrupts and RTE through new hooks in the C 68000 core (NULL unless an
  FD1094 game runs).
- system18.c: the 8751 (315-5437) drives the game through the 315-5195
  mapper registers (68000 interrupts, 68000 memory reads and writes, sound
  CPU latches, 68000 reset), as MAME's system18_i8751. The game uses the
  segaic16 video like ddcrew, with the 171-5874 tile banking.

The FD1094 sets give the same frames as the decrypted ones, and the attract
mode and the first 2140 frames of a scripted game match MAME 0.264 pixel for
pixel.

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_013Vje3pEtpLHubqCGwCgoQX
 2026-10-25 08:59:27 +01:00
zanacandClaude cc7b0dd9a1 Makefile: no fused multiply-add (-ffp-contract=off) (#2142) 
GCC and clang fuse a*b+c into one FMA instruction where the CPU has one
(AArch64, ARMv7 VFPv4, PowerPC): rounded once instead of twice, so the
floating point results differ from x86, where there is no FMA in the
baseline instruction set. With the flag every host computes the same
values: netplay between x86 and ARM, save states and RunAhead.

x86 and x86-64: the generated code is the same with and without the flag.


Claude-Session: https://claude.ai/code/session_01N3fzdsnzkQVtgYtYzqepjX

Co-authored-by: Claude <[email protected]>
 2026-10-25 03:25:40 -04:00
zanacVanniClaude Opus 5.5
 		d57fdfe4ee hvyunit: boots and plays (#2140) (#2141) 
The black screen came from the protection MCU (Mermaid, i8051) clock: this
core takes the i8051 clock already divided by 12 (I8051_CLOCK_DIVIDER, as
the System 1 8751), the driver gave the 6MHz crystal, so the MCU ran 12
times too fast and its handshake with the slave Z80 never completed.

With that, the rest of the driver is brought in line with current MAME's
hvyunit.cpp:
- the slave Z80 <-> MCU latches as MAME's generic_latch_8 (reading a latch
  clears it, P0 bit 0 low reads the slave's byte and acknowledges INT0,
  P0 bit 4 updates the coin counters and lockouts), MCU ports at 0xff on
  start;
- the slave's vblank interrupt is held until it acknowledges it on port
  0x0e (it was the coin counter);
- the master's interrupts at lines 240 (vector 0xfd) and 64 (0xff);
- the YM2203 interrupt drives the sound CPU (no more vblank interrupt).

All four sets boot and play the first stage; the death/respawn sequence
and the music tempo match MAME 0.264.


Claude-Session: https://claude.ai/code/session_013Vje3pEtpLHubqCGwCgoQX

Co-authored-by: Vanni <[email protected]>
Co-authored-by: Claude Opus 5.5 <[email protected]>
 2026-10-25 03:23:05 -04:00
zanacandClaude 4c70822b8f CPS1/CPS2: complete the save states (#2136) 
Rollback (RunAhead, netplay) diverged on CPS2 games: the raster interrupt
counters, the object RAM bank, the sprite priorities and the latched
sprite lists were not saved, and the palette cache kept the values of the
discarded frames. The EEPROM didn't save its "sending" flag either.

- save scanline1/2, scancalls, scancount (moved out of cps2_interrupt),
  the object RAM bank, the sprite priorities and the buffered sprite lists
- after a load, recalculate the video RAM pointers and rebuild the whole
  palette on the next update
- EEPROM: save the "sending" flag


Claude-Session: https://claude.ai/code/session_01N3fzdsnzkQVtgYtYzqepjX

Co-authored-by: Claude <[email protected]>
 2026-10-24 21:44:15 -04:00
arcadez2003 ef0071b1bd Merge pull request #2139 from libretro/arcadez2003-patch-6 
hvyunit sets
 2026-10-25 00:44:43 +01:00
arcadez2003 9e2bb67fe4 Merge pull request #2138 from libretro/arcadez2003-patch-5 
Declare hvyunit.c
 2026-10-25 00:44:28 +01:00
arcadez2003 30ed1cd5ad Merge pull request #2137 from libretro/arcadez2003-patch-4 
New driver for Heavy Unit
 2026-10-25 00:44:14 +01:00
arcadez2003 3e2c0db497 hvyunit sets 2026-10-25 00:17:01 +01:00
arcadez2003 38d906cb98 Declare hvyunit.c 2026-10-25 00:13:32 +01:00
arcadez2003 084b3535b3 New driver for Heavy Unit 2026-10-25 00:11:52 +01:00
arcadez2003 e49db47d7d paletteram_xxxxRRRRGGGGBBBB split types 1 and 2 2026-10-25 00:02:40 +01:00
arcadez2003 d87508ce4f New paletteram split types 2026-10-24 23:59:34 +01:00
arcadez2003 4fd1c76422 Merge pull request #2135 from zanac/seibuspi-v2 
Seibu SPI and SYS386I: driver and i386 CPU from current MAME (57 sets)
 2026-10-24 17:17:44 +01:00
zanacandClaude c262d4a4b6 Random numbers: the generator of current MAME, in the save states (#434, #445, #212) (#2132) 
The drivers used the C library's rand() for game logic (protection,
hardware reads, the 4-way joystick restrictor). Its numbers:
- differ between C libraries (glibc, MSVC, bionic, macOS), so two netplay
  machines on different systems get different numbers;
- come from one sequence shared by the whole process: the frontend and the
  core's own drawing and sound code take numbers from it too, so how many
  the game gets depends on them;
- are not in the save states, so after a load (RunAhead, netplay rollback,
  rewind) the game gets other numbers than the first time.

mame_rand() is now the generator of current MAME (running_machine::rand()
in src/emu/machine.cpp): a linear congruential generator with MAME's seed,
rotated by 16 bits, whose 32-bit state is in the save states. It replaces
the Mersenne Twister of 0.78, whose state was not saved. mame_rand_int()
gives the same range as rand(). The rand() calls that change the state of
the emulation now use it; the ones that only draw, make sound noise or fill
memory at startup are unchanged.


Claude-Session: https://claude.ai/code/session_01N3fzdsnzkQVtgYtYzqepjX

Co-authored-by: Claude <[email protected]>
 2026-10-24 12:08:55 -04:00
zanacandClaude c47cda1f40 Save states: timer system and CPU scheduling (#434, #445, #212) (#2133) 
A save state did not include the timer system: after a load, every timer
(interrupts, sound chip timers, CPU synchronizations, driver timers) went on
from where the running emulation was, not from the state. The CPU
scheduling state was also missing. So a loaded state ran differently from
the run it was saved from: RunAhead, netplay rollbacks and rewind replayed
the frames with other timings.

- timer.c: the timer pool and lists are saved, with the same fields as
  current MAME (param, enabled, period, start, expire). Pointers are saved
  as pool indexes and callbacks as their distance from timer_init(), which
  is the same on every machine running the same build; a fingerprint of the
  build is saved with them, and a state from another build loads without
  the timers, with a warning. Unlike current MAME, temporary timers
  (timer_set) are saved too: 0.78 drivers use them across frames. A new
  timer takes the lowest free slot, so a machine reset allocates the same
  slots again.
- cpuexec.c: suspend and eat-cycles states, trigger, interrupt loops,
  vblank countdown and frame number, as current MAME saves them in
  device_execute_interface, restored when the timers were loaded.
- cpuint.c: no second interrupt event timer after a load.
- Z80: the cycles taken by an interrupt. AY8910: the chip state.
- Input ports: the 4-way joystick states, the impulse and pressed states and
  the analog positions, which depend on the previous frames.
- libretro: retro_unserialize() refused to load at frame number 0, to block
  the automatic state loading at startup. A machine reset also sets the
  frame number to 0, so a rollback over the frame after a reset failed. It
  now refuses only until the first frame has run.


Claude-Session: https://claude.ai/code/session_01N3fzdsnzkQVtgYtYzqepjX

Co-authored-by: Claude <[email protected]>
 2026-10-24 12:08:34 -04:00
zanacVanniClaude Opus 5.5
 		bc75df8087 Vector resolution: applied while the game runs (#435) (#2130) 
Changing the Vector Resolution core option no longer needs a restart. At
the next frame the core resizes the display and gives the frontend the new
size with RETRO_ENVIRONMENT_SET_SYSTEM_AV_INFO (it can grow past the old
maximum).

- mame.c: vector_resize_display() does what vh_open() does for the
  display: the size from the option, the artwork, a new screen bitmap,
  the visible area again.
- artwork.c: artwork_resize_display() keeps the loaded artwork and makes
  again what depends on the size: the layer bitmaps, the scaled pieces,
  a driver's generated overlays (drawn at the game's size), the UI areas;
  the next frame is drawn whole, not from the vector dirty pixels. The
  palette lookup is allocated once per game.
- vector.c: the pixels drawn on the old bitmap are forgotten, and the next
  refresh does not compare with the old vector list.
- common.c: auto_free_ptr() / auto_bitmap_free() free one auto_malloc
  block before its tag ends, so the old bitmaps don't pile up.
- core_options.c: the option is applied only when it really changes (other
  options no longer reset the size the artwork chose).

The frames after a change are identical to a game started at that
resolution (Lunar Lander: no artwork, .art backdrop/overlay, a generated
overlay with disks; 640x480, 1600x1200, original), memory stays flat over
61 changes, and without a change the output matches master.


Claude-Session: https://claude.ai/code/session_013Vje3pEtpLHubqCGwCgoQX

Co-authored-by: Vanni <[email protected]>
Co-authored-by: Claude Opus 5.5 <[email protected]>
 2026-10-24 12:01:06 -04:00
zanacandClaude ea58c97b57 GAME_DOESNT_SERIALIZE: own flag bit, it was IMPERFECT_SOUND | WRONG_COLORS (#212) (#2131) 
GAME_DOESNT_SERIALIZE was 0x0420, which is GAME_IMPERFECT_SOUND (0x0400)
plus GAME_WRONG_COLORS (0x0020). state_get_dump_size() tests
flags & GAME_DOESNT_SERIALIZE, so every game flagged with imperfect sound
or wrong colors (323 games) reported a save state size of 0: no save
states, rewind, RunAhead or netplay, and the startup warning said the
game doesn't support save states. No driver uses the flag itself.

It now has its own bit, 0x0800, which no other flag uses.


Claude-Session: https://claude.ai/code/session_01N3fzdsnzkQVtgYtYzqepjX

Co-authored-by: Claude <[email protected]>
 2026-10-24 11:58:08 -04:00
Claude 14e3abc89f Seibu SPI and SYS386I: driver and i386 CPU from current MAME (57 sets) 
- i386 CPU core: the C core of MAME 0.139 (mame2010-libretro), on the
  0.78 CPU interface, with save states. Fast memory: the driver gives
  its plain RAM and ROM, which the CPU fetches, reads and writes
  directly (a cached region per kind of access) instead of through
  the memory handlers.
- Seibu SPI driver from current MAME: the SXX2C main board with its
  cartridges, the SXX2E / SXX2F / SXX2G single boards and SYS386I.
  Senkyu / Battle Balls, Viper Phase 1, Raiden Fighters, Raiden
  Fighters 2 and Raiden Fighters Jet, 57 sets.
- Video, the CRTC, the tile and sprite decryption (SEI252, RISE10,
  RISE11) as current MAME.
- DS2404 RTC from current MAME. Its 256 Hz tick keeps the time it had
  left across a save state.
- intelfsh: 8-bit chips, the E28F008SA of the SPI main board.
- YMF271: the clock in the interface (16.384MHz on SXX2G).

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_01MEgow1uRCv8pxMErKhmoHZ
 2026-10-24 17:54:15 +02:00
arcadez2003 ac620b3686 Merge pull request #2134 from zanac/ikarijpb-dualstick 
Closes #1581. **Ikari (joystick hack bootleg)** (`ikarijpb`) can now be played with two sticks
 2026-10-24 15:59:23 +01:00
Claude bd64b9de5e ikarijpb: dual stick aiming with the right stick, as a DIP switch (#1581) 
The bootleg has no rotary joystick: the game reads the direction the
player faces, and fires to, in the upper nibble of the joystick port, and
snk_rot8_ikarijpb() sets it from the joystick, so the player fires where
he walks. A new 'Aim with Right Stick' setting (a DIP switch that is not on
the board, Off by default) makes a pushed right stick set it instead: the
player walks with the left stick and aims with the right stick, in 8
directions. With the right stick released, the direction follows the
joystick again.

The right stick inputs (P1 Aim, P2 Aim) default to the right analog stick
of each player, and to I/J/K/L for player 1. They are read only by the
driver, not by the game. With the setting Off the game runs as before.

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_01N3fzdsnzkQVtgYtYzqepjX
 2026-10-24 15:19:06 +02:00
zanacandClaude 196f1d69d3 libretro: ignore controller ports past the 8 players of the core (#445) (#2129) 
retro_set_controller_port_device() wrote options.active_control_type[in_port]
for any port. That array has MAX_PLAYER_COUNT (8) entries, but RetroArch
sets the device of all its users, and on a netplay client it sets all 16
netplay ports (the host's devices, in NETPLAY_CMD_SYNC). Ports 8-15 then
overwrote the options that follow the array: restrict_4_way, tate_mode,
crosshair_enable/appearance, mame_remapping, samplerate, use_samples /
mips_dynarec / adsp_dynarec / use_alt_sound and brightness.

On a netplay client this turned on the alternate 4-way restrictor and TATE
mode, so with the same inputs a 4-way game ran differently on the client
than on the host (desync). Ports past MAX_PLAYER_COUNT are now ignored.


Claude-Session: https://claude.ai/code/session_01N3fzdsnzkQVtgYtYzqepjX

Co-authored-by: Claude <[email protected]>
 2026-10-24 04:52:48 -04:00
grant2258 2173c6021d llander map thruster too up/down (#2128) 2026-10-23 22:34:30 -04:00
arcadez2003 ab56912e49 Merge pull request #2127 from zanac/ymf271-stereo 
The YMF271 sends its left output to the right speaker and its right output to the left one. This PR swaps them back.
 2026-10-23 23:37:56 +01:00
Claude bf0dc9c8c0 YMF271: left and right outputs were swapped 
The stream channels took the interface volumes in the wrong order:
channel 0 (the chip's left output) got the high 16 bits of
YM3012_VOL, the right one. Regression of #2100: before it the chip
output the same mix on both channels, so the order did not show.

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_01MEgow1uRCv8pxMErKhmoHZ
 2026-10-23 23:45:22 +02:00
zanacandClaude 03fc843ad8 Namco System 10: MEM(M), MEM(N) and EXIO(G) boards from current MAME (14 sets) (#2125) 
The PSone based board with its ROM boards, from current MAME namcos10.cpp,
ns10crypt.cpp and nandflash.cpp:
- MEM(M): the Intel 28F640J5 flash (new in intelfsh, with the StrataFlash
  write buffer), the mask ROM banks, the type 1 decrypter (Mr. Driller 2)
- MEM(N): the Samsung K9F2808U0B NAND flashes, DMA channel 5, the type 2
  decrypter with the tables of each game
- the scramble of the data and of the boot loader copied to the BIOS space
- the I/O registers (inputs, DIP switches, EXIO ident, I2C, IRQ 10 at 100Hz)
- EXIO(G) without its MCU: the light gun counters of Point Blank 3 and
  Gunbalina
- the PSX DMA can end the GPU linked lists after 500 system clocks as MAME,
  for the drivers that ask for it (the movies of Point Blank 3)

Sets: mrdrilr2, mrdrilr2j, mrdrilr2u, gjspace, knpuzzle, mrdrilrg, chocovdr,
gamshara, gamsharao, panikuru, startrgn, konotako, ptblank3, gunbalina.


Claude-Session: https://claude.ai/code/session_01MEgow1uRCv8pxMErKhmoHZ

Co-authored-by: Claude <[email protected]>
 2026-10-23 15:07:52 -04:00
zanacandClaude 652fd97a6d n8080: Helifire uses 8 bits per gun output (#1150) (#2123) 
The sky and sea gradients of Helifire are 256-level red and blue ramps.
Without VIDEO_NEEDS_6BITS_PER_GUN the core outputs RGB565, so they show
as 32 color bands. The flag makes the core use XRGB8888 for this machine.


Claude-Session: https://claude.ai/code/session_01N3fzdsnzkQVtgYtYzqepjX

Co-authored-by: Claude <[email protected]>
 2026-10-23 12:33:59 -04:00
arcadez2003 b79eb3e9fa Merge pull request #2118 from zanac/taito-gnet 
Taito G-NET: the 39 games of current MAME, PC card games copied into flash, Zoom sound
 2026-10-23 16:16:56 +01:00
arcadez2003 c0de8d54ba Merge pull request #2122 from zanac/asurabus-sets 
Asura Buster: fix repeated sounds (YMF278B key on), sets and DIP switches from current MAME (#911)
 2026-10-23 15:45:56 +01:00
Claude ce92716fca fuukifg3: Asura Buster sets and DIP switches from current MAME, fix repeated sounds (#911) 
Sound: the sound program of Asura Buster and Asura Blade writes the key
on of a PCM slot again about once a second while the sound plays, with
the key already on. The 0.78 YMF278B restarted the sample on every key
on write, so voices and sound effects were repeated. As in current MAME,
the key on bit is now tracked per slot and a sample is only started on
a key off -> key on change. The YMF262 (the FM part of the OPL4) runs at
33.8688MHz / 2.375 = 14260547 Hz, as in MAME 0.143u3.

Sets as in current MAME:
- asurabus: USA set (new, parent)
- asurabusj: Japan set 1 (the set that was `asurabus`)
- asurabusja: Japan set 2 (new)
- asurabusjr: Japan, ARCADIA review build (new); P1 button 4 pauses
  the game, so its inputs have a 4th button per player

DIP switches as in current MAME, for Asura Blade too:
- "Demo Sounds & Music" (SW1:3,4), was two "Unknown" switches
- Difficulty, Damage and Max Rounds labels and defaults fixed: the old
  Max Rounds default ($0040) is shown as "Error" in the service mode
- Coin A/B: 1C_2C to 1C_5C and "2C Start / 1C Continue" added
- DIP locations as comments (the core has no PORT_DIPLOCATION)

Metadata: XML entries from the core's generator, hiscore and catver
entries for the new sets, CHANGELOG.

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_01N3fzdsnzkQVtgYtYzqepjX
 2026-10-23 15:51:13 +02:00
Claude 453b679c80 Taito G-NET: the 39 games of current MAME (PC card games in flash, Zoom sound) 
New: Intel/Sharp 16-bit flash memories (intelfsh.c), the RF5C296 PC card
controller with the ATA flash card and the three Taito locked cards
(ataflash.c), the G-NET board in zn.c (flash bank, control registers,
COM_DELAY, ZN-2 SPU toggle, the MCU protocol for analog and trackball
inputs, mahjong panel, Mawasunda handles), the Zoom board in flash mode
(samples read from the flashes), CHD metadata (CIS, IDNT, KEY), and a
PC hook in the PSX CPU for the IRQ hack of Space Invaders Anniversary
and Kollon. JP1 "Auto" for the mod BIOS and Compact Flash games.

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_01MEgow1uRCv8pxMErKhmoHZ
 2026-10-23 13:38:36 +02:00
zanacandClaude ffc68e38d9 epos: Tristar 9000 board from current MAME - The Dealer, Revenger '84, Beastie Feastie (#2117) 
The Dealer was marked not working: the Tristar 9000 part of the driver was
an early draft. It now follows current MAME:

- program decryption: 4 keys for 0x0000-0x5fff, selected by a counter
  changed by writes to ports 0x20-0x24
- U04 banked at 0x6000-0x6fff by the PPI port C (bit 0); kept at 0x16000
  in the region, as 0x7000-0x7fff is RAM and uses the region there
- RAM based palette (ports 0x00-0x0f), no color PROM
- battery backed RAM at 0x7000-0x7fff with the default image of each game
- two input groups selected by the PPI port C (bits 5-6), DIP switches on
  the AY8910 port A, flip screen and DIP multiplexer on the AY8910 port B
- AY8910 at 0x34/0x38/0x3c, watchdog at 0x40, 22.1184 MHz clocks

New sets on this board: Revenger '84 (newer) `revngr84`, Revenger '84
(older) `revenger` (bad dump, not working, as in MAME) and Beastie Feastie
`beastf`. As in current MAME, the Pac-Man conversion of Beastie Feastie
is renamed `beastfp`; its hiscore and cheat entries follow it.

The Dealer's "Play" button is on START: BUTTON9 also opens the core menu.

Save states: the PPI port C, the banks and the flip screen are saved and
restored, and the screen bitmap is redrawn after a load. The redraw also
fixes the Tristar 8000 games, whose screen was not redrawn after a load.

The Tristar 8000 games (megadon, suprglob, theglob, theglob2, theglob3,
igmo, eeekk, catapult) are bit-identical to master over 6000 frames.


Claude-Session: https://claude.ai/code/session_01N3fzdsnzkQVtgYtYzqepjX

Co-authored-by: Claude <[email protected]>
 2026-10-23 06:10:29 -04:00
zanacandClaude 080e2f8916 pacman: Ali Baba mystery item clock from current MAME (#2116) 
Ali Baba and 40 Thieves and its bootleg were marked as unemulated
protection. Current MAME emulates the mystery item clock instead:

- a write to 0x5080 starts/stops the clock (d0) and shows it (d1)
- the clock advances every 64 frames (VBLANK), and the mystery item
  lights up when it reaches 24 (0x50c1 read; was a free running counter)
- the clock is drawn in the middle of the maze from ab7.bin, now loaded
  as graphics (REGION_GFX2, reordered at init as in MAME)
- the sprites are clipped as in MAME's alibaba screen update

The Pac-Man sprite drawing is moved to a function shared by
VIDEO_UPDATE( pacman ) and the new VIDEO_UPDATE( alibaba ); the other
Pac-Man games draw exactly as before (Eggor: bit-identical frames and
audio over 9000 frames).

The clock state is saved in save states. Both sets are now marked as
working, as in MAME.


Claude-Session: https://claude.ai/code/session_01N3fzdsnzkQVtgYtYzqepjX

Co-authored-by: Claude <[email protected]>
 2026-10-23 06:08:47 -04:00
zanacandClaude 65d2272c9b Namco System 12: the current MAME sets, light guns, Golgo 13, Kart Duel; PSX fixes they need (#2115) 
- 24 new sets: the Tekken 3 and Tekken Tag clones, Libero Grande, Toukon
  Retsuden 3, Super World Stadium '98 and 2000, Tenkomori Shooting, Point
  Blank 2 / Gunbarl, Ghoul Panic / Oh! Bakyuuun, Golgo 13 Kiseki no Dandou,
  Kart Duel, with the ROMs of current MAME.
- Light guns as MAME ptblank2_state and golgo13_state, with crosshairs.
  Golgo 13 now boots (the gun on the H8/3002 ADC, coh700b, alt bank).
- AT28C16 EEPROM: an erased chip reads 0xff, factory contents when the set
  has them; EEPROM, shared RAM and scratchpad in the save state.
- PSX GPU: texture flip of the rectangles and raw textured sprites (type 2
  GPU), as MAME.
- PSX MDEC: the output DMA as MAME (one macroblock handed out in pieces).
- PSX recompiler: a store over translated code drops only the blocks that
  hold the word, instead of the whole cache.
- Point Blank 2: the System 12 set is the parent, the placeholder goes.


Claude-Session: https://claude.ai/code/session_01MEgow1uRCv8pxMErKhmoHZ

Co-authored-by: Claude <[email protected]>
 2026-10-23 06:06:20 -04:00
zanacandClaude db6bffdae0 ZN: Beastorizer bootleg as MAME beastrzrb, drop the taitofx1 placeholder, BIOS sets in the XML (#2113) 
- beastrzb is now beastrzrb (current MAME name), clone of beastrzr, on the
  COH-1002E board without its sound board, with the MAME ROM layout. It
  plays (no sound: the bootleg sound CPU is undumped, as in MAME).
- The taitofx1 placeholder, the old generic zn machine and the Taito
  serial protection hack it used are removed: nothing else used them.
- info.c: the BIOS sets coh1000w, coh1001l, coh1002e and coh1002v are
  printed in the XML, as the other ZN BIOS sets.


Claude-Session: https://claude.ai/code/session_01MEgow1uRCv8pxMErKhmoHZ

Co-authored-by: Claude <[email protected]>
 2026-10-22 16:37:27 -04:00
markwkidd c6a547a379 add dotron artwork (#2114) 2026-10-22 16:36:52 -04:00
arcadez2003 17c28f93c1 Merge pull request #2112 from zanac/nbajamex-zn 
Acclaim ZN-1: NBA Jam Extreme playable with sound (RAX board, ADSP-2181), 1.9x faster than MAME
 2026-10-22 20:08:57 +01:00
arcadez2003 da65b34feb Merge pull request #2111 from zanac/kinst-fix 
Killer Instinct: no crash on exit, and save states that load
 2026-10-22 20:08:31 +01:00
Claude d53b244990 Acclaim ZN-1: NBA Jam Extreme, RAX sound board, ADSP-2181 
NBA Jam Extreme (ver. 1.10I and 1.04) as in current MAME, with the RAX
sound board: an ADSP-2181 (new in the ADSP-2100 core: its I/O space,
memory overlays, interrupts and instructions), byte DMA from the sound
ROM and two DACs fed by SPORT0 autobuffering.

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_01MEgow1uRCv8pxMErKhmoHZ
 2026-10-22 20:58:14 +02:00
Claude 5865842962 Killer Instinct: no crash on exit, save states that load 
- ADSP recompiler: at exit, adsp_jit_exit() freed the translations
  through adsp_jit_flush(), which then scans the ADSP program memory
  again through OP_ROM. There is no active CPU at that point: closing
  Killer Instinct or Killer Instinct 2 with the ADSP recompiler on
  crashed. The exit now only frees the translations.
- MIPS3: its registers were not in the save state, so after a load the
  CPU went on with the registers of the moment of the load and crashed.
  They are saved now, and the Compare interrupt timer is set again
  after a load.
- Killer Instinct: the control registers and the end of the IRQ 0 pulse
  are saved too; the displayed buffer is set again after a load.

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_01MEgow1uRCv8pxMErKhmoHZ
 2026-10-22 20:52:38 +02:00
mahoneyt944 9525caa7e8 Add files via upload 2026-10-22 13:12:04 -04:00
zanacandClaude 483d854518 Acclaim ZN-1 (COH-1000A): Judge Dredd, light guns (#2110) 
Judge Dredd (Rev C and Rev B) as in current MAME: the BIOS set coh1000a,
the sets jdredd and jdreddb with their hard disks, the IDE controller on
the game board, and the two light guns read through the PSX GPU, with
their crosshairs.


Claude-Session: https://claude.ai/code/session_01MEgow1uRCv8pxMErKhmoHZ

Co-authored-by: Claude <[email protected]>
 2026-10-22 12:42:08 -04:00
zanacandClaude 4e96962446 Atari ZN-1 (COH-1000W): Primal Rage II, and PSX fixes it needs (#2109) 
- the Time Warner BIOS set coh1000w and primrag2, with the names and files of
  current MAME: 8MB of RAM, 2MB of game ROM, the VT83C461 IDE controller with
  the hard disk (registers, 32-bit data port, interrupt enable, DMA channel 5),
  the factory EEPROM, inputs as MAME
- PSX DMA: a block write to the SPU (channel 4) takes 24000 system clocks, as
  in MAME
- PSX SPU: a repeat address written while the voice plays is no longer
  changed by the loop start flags of its blocks, until the next key on
- save states: the root counters keep the clocks into their current count;
  the root counter and SPU DMA timers restored after a load no longer start
  late by the local time of the CPU; the delayed IDE events are on timers
  kept in the save state


Claude-Session: https://claude.ai/code/session_01MEgow1uRCv8pxMErKhmoHZ

Co-authored-by: Claude <[email protected]>
 2026-10-22 12:19:53 -04:00
arcadez2003 67e99574d4 Merge pull request #2108 from zanac/atlus 
Atlus ZN-1 (COH-1001L): Heaven's Gate playable with sound, 2.2x faster than MAME
 2026-10-22 14:48:08 +01:00
Claude ca0dc1a147 Atlus ZN-1 (COH-1001L): Heaven's Gate, current MAME sets 
- the Atlus BIOS set coh1001l and hvnsgate, with the names and files of current MAME
- 4 banks of 8MB of game ROM, selected by the byte at 0x1fb00002
- sound: a 68000 at 10MHz with a YMZ280B; 16-bit command latch at 0x1fb00000
  holding 68000 IRQ 3, YMZ280B on IRQ 2; and the PSX SPU

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_01MEgow1uRCv8pxMErKhmoHZ
 2026-10-22 15:34:36 +02:00
arcadez2003 45d3576576 Merge pull request #2107 from zanac/capcom-zn 
Capcom ZN-1 / ZN-2: the sets of current MAME, 1.7x to 3.1x faster than MAME
 2026-10-22 14:18:09 +01:00
Claude 8ff668596c Capcom ZN-1 / ZN-2: the sets of current MAME, CAT702 keys from the sets, QSound at 250Hz 
- the 45 sets and 2 BIOS sets of current MAME, with its names and files
- the CAT702 keys are read from the dumps in the sets (CP01/CP10, CPnn)
- inputs of current MAME (capcom6b, capcom4b, glpracr, plsmaswd, strider2, tgmj)
- game ROM bank: 16 banks, as in MAME
- QSound Z80: 250Hz interrupt, as in MAME; its phase and the Z80 ROM bank
  are in the save state
- GAME_IMPERFECT_GRAPHICS and GAME_NO_SOUND (glpracr) removed

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_01MEgow1uRCv8pxMErKhmoHZ
 2026-10-22 14:55:10 +02:00
arcadez2003 1c23227c79 Merge pull request #2106 from zanac/visco 
Video System ZN-1 (COH-1002V): Aero Fighters Special and Sonic Wings Limited playable, about 3x faster than MAME
 2026-10-22 12:12:20 +01:00
Claude 39fcb104e2 Video System (COH-1002V): Aero Fighters Special and Sonic Wings Limited, current MAME sets 
Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_01MEgow1uRCv8pxMErKhmoHZ
 2026-10-22 12:48:23 +02:00
zanacClaude Opus 5.5Vanni
 		d8ddd5b9f5 SH-2: FRT clock / 128 and MAC saturation as the hardwareSh2 fixes (#2105) 
* SH-2: FRT internal clock / 128 as the hardware

The FRT clock select 2 (internal clock / 128) counted at / 8, sixteen
times too fast. VF Kids times its tasks with the FRT and, believing the
frame overloaded, never drew the old man's tea can. The resync also
keeps the cycles that don't make a whole count yet, as MAME.

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_013Vje3pEtpLHubqCGwCgoQX

* SH-2: MAC.L and MAC.W saturation as MAME

With the S bit set MAC.L only added the low 16 bits of MACH, losing the
sign of the 48-bit accumulator; it now accumulates on 64 bits and
saturates to the 48-bit range. MAC.W sets MACH bit 0 on overflow.

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_013Vje3pEtpLHubqCGwCgoQX

---------

Co-authored-by: Vanni <[email protected]>
Co-authored-by: Claude Opus 5.5 <[email protected]>
 2026-10-22 06:20:02 -04:00
zanacandClaude a514e1f0ac Eighting / Raizing (COH-1002E): the MAME sets, 68000 + YMF271 sound (#2104) 
Claude-Session: https://claude.ai/code/session_01MEgow1uRCv8pxMErKhmoHZ

Co-authored-by: Claude <[email protected]>
 2026-10-22 06:19:19 -04:00
zanacandClaude d0dd053834 PSX SPU: ADSR envelopes, SPUSTAT, end and repeat flags (#2103) 
- ADSR envelopes as the hardware (nocash specifications): attack, decay,
  sustain, release, linear and exponential, the level readable in the
  voice ADSR volume register. Before, a voice in release was silenced at
  once: Bloody Roar 2 keys its attract movie sound on and off two frames
  later, with a release of some 17 seconds, and was silent.
- SPUSTAT: bits 0-5 follow SPUCNT, bits 7-9 the transfer mode, bit 6 the
  IRQ flag (cleared with the IRQ enable). Bloody Roar 2 waits for it after
  its first transfer, and skipped the voice set-up without it.
- An end flag with the loop start flag too (flags 7) no longer stops the
  voice: it jumps to the repeat address; only without the repeat flag is
  the voice released at level 0. ENDX (0x1f801d9c) reads the voices that
  reached an end flag. A write to the repeat address takes effect while
  the voice plays.
- A voice released to 0 is no longer decoded: with the SPU IRQ on, only
  its address moves on (IRQ address, flags); without, it is skipped.


Claude-Session: https://claude.ai/code/session_01MEgow1uRCv8pxMErKhmoHZ

Co-authored-by: Claude <[email protected]>
 2026-10-22 04:37:47 -04:00
zanacandClaude 73fcfe418d astrocde: draw each frame once and drop the per-pixel modulo (faster Gorf) (#2102) 
Every Astrocade game drew each line twice per frame: once in
interrupt_common(), at each of the 256 scanline interrupts, and once more
in VIDEO_UPDATE( astrocde ), which redraws all the lines over the same
area at the end of the frame. The first drawing was always overwritten,
so it is removed.

wow_update_line() computed (rngoffs + x + CLOCKS_PER_LINE*line) % RNG_PERIOD
for each star/sparkle pixel. Both terms are below RNG_PERIOD, so a single
subtraction gives the same index. The per-line values are read once per
line.

Frames and audio are bit-identical to master (gorf, wow, spacezap, ebases,
seawolf2, robby; attract and gameplay, every frame). Gorf gameplay: 39%
fewer instructions; about 30% less time with the platform=rpi3 build.

Helps #675.


Claude-Session: https://claude.ai/code/session_01N3fzdsnzkQVtgYtYzqepjX

Co-authored-by: Claude <[email protected]>
 2026-10-22 04:21:37 -04:00
zanacVanniClaude Opus 5.5
 		e36928faac SH-2: print the 64-bit division trace without the C99 %lld format (#2099) 
Legacy MSVC does not support %lld; print the dividend and divisor
registers as 32-bit hex words instead.


Claude-Session: https://claude.ai/code/session_013Vje3pEtpLHubqCGwCgoQX

Co-authored-by: Vanni <[email protected]>
Co-authored-by: Claude Opus 5.5 <[email protected]>
 2026-10-22 03:29:47 -04:00
zanacandClaude 7d9da4e99a Taito FX-1B playable with the Taito Zoom sound board, PSX GPU missing GP0 commands (#2101) 
Taito FX-1B (zn.c): the 12 sets of current MAME (raystorm, raystormo,
raystormu, raystormj, ftimpcta, ftimpact, ftimpactu, ftimpactj, gdarius2,
gdarius, gdariusu, gdariusj) on the FX-1 board of #2095, with 2 MB VRAM on
G-Darius, 512 bytes of FRAM kept with the EEPROM, and the Taito Zoom sound
board. The old FX-1B sets and machine are replaced; taitofx1 stays as the
parent of beastrzb.

Taito Zoom (sndhrdw/taitozoom.c): MN10200 sound CPU, ZSG-2 and TMS57002 DSP,
as MAME taito_zm. The DSP runs one sample at a time from the stream, kept
going while its FIFO drains so the FIFO-empty line (MN10200 IRQ 1) falls as
on the board. Save states keep the time left on that kick.

New chips, ported from current MAME to C89:
- cpu/mn10200: Panasonic MN10200. A timer nobody sees (irq disabled with
  the request up, nothing cascaded on it) sleeps instead of firing: the
  Zoom program runs one as a 240 kHz baud clock, which cut the timeslices
  of every CPU. It keeps its phase and wakes when its irq control or the
  timer above it change.
- sound/zsg2: ZOOM ZSG-2.
- cpu/tms57002: TI TMS57002 DASP (API prefixed tms57002dsp_, Konami GX has
  its own tms57002_ stubs). Output identical to the MAME C++ core on the
  same recorded input.

PSX GPU (psx_vidhrdw.c): the GP0 commands missing from the parser, as MAME
(0x42/43, 0x4a/4e, 0x51/53, 0x5a/5e, 0x69-6b, 0x6c-6f textured dot,
0x70-73 and 0x78-7b flat 8x8 / 16x16 rectangles, 0x75/76, 0x7d/7e). Their
words were taken as commands: Ray Storm turned them into huge fills
(15 fps), other ZN games lost bits of their HUD. Lines and dots also do
semi-transparency now.


Claude-Session: https://claude.ai/code/session_01MEgow1uRCv8pxMErKhmoHZ

Co-authored-by: Claude <[email protected]>
 2026-10-22 03:21:24 -04:00
zanacandClaude 0f2695d091 Jaleco Mega System 32: driver, video and YMF271 as current MAME, F-1 Super Battle, current MAME sets (#2100) 
The MS32 driver, video and sound brought up to current MAME, on the
MAME 0.78 core:

- ms32.c: system control (CRTC, VBLANK / field / programmable timer
  interrupts, acks), irq priority as the V70 sees it, sound CPU (Z80 at
  8 MHz with its own RAM bank, sound latch NMI, irq back to the main
  CPU), inputs as current MAME (mahjong key matrix, F-1 Super Battle
  wheel / pedals), start at the first VBLANK as current MAME; the
  F-1 Super Battle "jalfpu" coprocessors ported to C.
- ms32_vidhrdw.c: tile layers, ROZ (simple and per-line "super" mode),
  sprites (zoom and non-zoom cores), per-pixel priority RAM mixing,
  brightness, F-1 Super Battle road plane and mixer.
- ymf271.c: YMF271 (OPX) with FM, PCM, timers, external memory and IRQ.
- Sets and names as current MAME: hayaosi2 (ex hayaosi1), hayaosi3,
  hayaosi3a, suchie2 / suchie2o (ex 47pie2 / 47pie2o), p47acesa,
  akissa, kirarasta, wpksocv2 added; f1superb now playable with sound.
- Speed: opt-in idle loop fast-forward in the V60 core
  (v60_set_idle_loops, only ms32.c sets a table), YMF271 EG / LFO-PM
  caches and silent operators skipped, video row opacity flags and a
  mixer without the per-pixel switch. Output bit-identical with and
  without them.
- Save states: all the driver, video, Z80 RAM and YMF271 state plus the
  time left on the timers, so a loaded state goes on exactly.


Claude-Session: https://claude.ai/code/session_016PwPGTj4SDjmvPp3DRm9j5

Co-authored-by: Claude <[email protected]>
 2026-10-22 03:20:06 -04:00
zanacandClaude b96cd8c43a Street Fighter Zero 3 Mix v0.32 (sfz3mix): CPS2Turbo driver (#2097) 
Zero800's Street Fighter Zero 3 Mix runs on his CPS2Turbo, an extended
CPS2 (https://sfz3mix.github.io/). Ported from his MAME 0.261 driver
and from FBNeo, romset sfz3mix with the FBNeo ROM names:

- 68000 at 23.6MHz (32MHz with the usual CPS2 slowdown) and Z80 at 16MHz
- 416x234 display; the "Aspect Ratio" DIP switch of FBNeo (16:9, 4:3,
  112:81) sets the aspect ratio sent to the frontend
- 6MB program space, object output moved to 0x665000 (also at 0xfffff0)
- 64MB sprite ROM: bit 12 of the sprite Y selects the upper half
- 16MB QSound sample ROM: one more bank bit, only for ROMs over 8MB
- optional music samples (samples/sfz3mix.zip, L01..R3F): the hacked Z80
  program leaves the tune number in its shared RAM, the sample replaces
  the QSound music; the tune is saved in the states and restarted on load

Other games are unchanged: the decryption buffer is still 4MB for them,
the QSound bank mask is still 7 bits up to 8MB, and sfa3 renders and
sounds bit-identical to master.


Claude-Session: https://claude.ai/code/session_01N3fzdsnzkQVtgYtYzqepjX

Co-authored-by: Claude <[email protected]>
 2026-10-21 22:07:27 -04:00
zanacandClaude 76a64e85dd segas32: Stadium Cross with the sets of current MAME (scross, scrossa, scrossu) (#2098) 
The scross set used old ROM names and 2MB graphics and PCM dumps, so the
sets made for current MAME didn't load. Those 2MB files were the real
1MB ROMs twice (checked: each old CRC is the CRC of the new ROM doubled).

- scross now uses the ROM names, sizes and CRCs of current MAME, plus the
  comms board ROM epr-15033.ic17 that its set carries (not emulated, kept
  in REGION_USER1 like the other comms board ROMs in this driver)
- ROM_RELOAD fills the second half of each region, so the memory of the
  game is byte for byte what it was with the old dumps
- new clones from current MAME: scrossa (World, linkable) and scrossu (US)

Tested: the old set rebuilt from the new ROMs on master and the new set on
this branch give bit-identical frames and audio over 4000 frames (attract,
coin, start, race); scrossa and scrossu boot and race.


Claude-Session: https://claude.ai/code/session_01N3fzdsnzkQVtgYtYzqepjX

Co-authored-by: Claude <[email protected]>
 2026-10-21 22:06:33 -04:00
zanacandClaude Opus 5.5 d9ef30cf14 Core: add set_display_aspect_ratio() to change the display aspect ratio at run time; CPS-3 wide mode in 16:9 and sfiii3ws (#2096) 
* Add set_display_aspect_ratio(): change the display aspect ratio at run time

Some drivers choose the shape of their display while the game runs
(DIP switches, monitor setups, wide video modes), but the core has no
call to change the aspect ratio after the game starts: it is computed
once from the machine driver, and the frontend only receives the
geometry again when the visible area changes. Drivers that need it
write the OSD video_config by hand (segas32.c multi32), which only
reaches the frontend if the visible area changes in the same frame.

set_display_aspect_ratio(x, y) updates the aspect ratio and flags the
display like set_visible_area() does, so the frontend gets the new
geometry (RETRO_ENVIRONMENT_SET_GEOMETRY) with the next display update,
through the existing GAME_VISIBLE_AREA_CHANGED path. Same ratio: no-op,
so drivers can call it every frame. No driver is changed here.

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_01N3fzdsnzkQVtgYtYzqepjX

* cps3: 16:9 for the wide video mode, "Wide Screen Aspect" setting; add sfiii3ws

First users of set_display_aspect_ratio().

Street Fighter III 2nd Impact has a wide video mode (Test Menu >
Configuration > Game > Screen Mode = Wide): the display goes from 384 to
495 pixels. VIDEO_UPDATE( cps3 ) already followed it with
set_visible_area(), but the aspect ratio stayed 4:3, so the wide picture
was squeezed. Now the wide mode is shown 16:9, which keeps the pixel shape
of the normal mode (like FBNeo); the new "Wide Screen Aspect" setting
(16:9 / 4:3, bit 0x10 of the fake region port, only in the sets that use
the wide mode) keeps the 4:3 of the arcade monitor instead. The setting
can be changed while the game runs.

Also adds sfiii3ws, Bank Bank's widescreen hack of 3rd Strike (20220908):
new program SIMM 1 on the 990608 game, ROM names as in FBNeo. Its program
switches the CRTC to the wide mode by itself, so no per-set code is needed.

Tested:
- sfiii2: Screen Mode = Wide switches to 495x224 at once and sends 16:9;
  saved in NVRAM, the next boot goes wide by itself; changing the setting
  from the MAME DIP menu sends 4:3 and 16:9 again; attract and fights in
  the wide mode
- sfiii3ws: wide from frame 161, attract, character select and fights;
  16:9 and 4:3
- sfiii2 in the normal mode: frames and audio bit-identical to master
- cps3.c / driver.c: gcc -std=c89 -pedantic, clang (osx flags), armhf,
  aarch64, PowerPC big-endian

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_01N3fzdsnzkQVtgYtYzqepjX

---------

Co-authored-by: Claude <[email protected]>
 2026-10-21 20:19:36 -04:00
mahoneyt944 1a3ae77e39 Increase description length 2026-10-21 18:50:32 -04:00
arcadez2003 d483d33314 Merge pull request #2095 from zanac/taito-fx1a 
Taito FX-1A playable, PSX recompiler for all ZN games: 1.4x to 3.3x faster than MAME
 2026-10-21 21:56:54 +01:00
Claude 3c9fe3a43b libretro input: build the joystick list only when a controller layout changes 
osd_get_joy_list() rebuilt the whole list (4 players x all codes) at every
call, and the input code calls it at every key check: about 100 times a
frame, some 750k instructions a frame whatever the game. It is now built
again only when a port's layout changes.

doapp, 600 frames (callgrind): retro_run 15.02 G -> 14.57 G instructions
(-3%), video and audio identical frame by frame. The saving is per frame,
so it is a larger share on lighter games.

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_01MEgow1uRCv8pxMErKhmoHZ
 2026-10-21 20:41:26 +02:00
Claude 81fac8a81a PSX recompiler: offer it for the Sony ZN driver too 
The MIPS Dynarec option was offered and turned on only for Namco System
11/12; zn.c already calls psxcpu_set_jit() when the option is on, but the
option stayed off, so the ZN games always ran the interpreter.

Video and audio identical frame by frame, recompiler vs interpreter, 4000
frames: the 17 Tecmo TPS sets and the 9 Taito FX-1A sets (branch
taito-fx1a).

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_01MEgow1uRCv8pxMErKhmoHZ
 2026-10-21 20:41:26 +02:00
Claude b3cf0a37d2 PSX video: honour the vertical display range, as MAME 
The first displayed line goes at disstart - 16 and the lines out of the
range are black. Super Football Champ sets 24..248 (224 lines): the picture
was 8 lines too high with 16 lines of off-screen VRAM below it. With the
usual 16..256 range nothing changes: doapp, glpracr2, tekken3, psyforce
identical frame by frame over 2500 frames.

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_01MEgow1uRCv8pxMErKhmoHZ
 2026-10-21 18:52:32 +02:00
Claude 4f83ca25f1 YM2610: with the opt-in, save the FM and SSG state the save state left out 
YM2610_save_state leaves out the global envelope and LFO counters, the key
state, the SSG-EG negation, the envelope output and the algorithm memory
of the FM part, and the counters, envelope and noise generator of the SSG
(the AY8910 has no save state, and the YM postload rewrites its registers,
which restarts the envelope). With YM2610_timer_state_register() these are
now kept in a copy and put back after the chip postload. Other YM2610
drivers: unchanged.

Save state, 600 frames after same-session and cross-session load:
- sfchamp: video and audio identical
- psyforce: audio identical (was: all 600 frames differ)
- mgcldtex, mgcldate: video identical; audio differs only in the first
  26-27 frames, by at most 103/32768, decaying to 0 (was: 470 frames)

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_01MEgow1uRCv8pxMErKhmoHZ
 2026-10-21 18:52:32 +02:00
Claude a275f8dfc4 YM2610: optional FM timers in save states, used by Taito FX-1A 
The core does not save its timers, so after a load the two FM timers of
the YM2610 kept the state of the running session and the sound CPU drifted
(sfchamp: audio differed 2 s after a reload). A driver can now ask for the
timers to be saved with YM2610_timer_state_register() in its init; the
other YM2610 drivers keep their save state layout.

sfchamp: video and audio identical over 600 frames after same-session and
cross-session load.

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_01MEgow1uRCv8pxMErKhmoHZ
 2026-10-21 18:52:32 +02:00
Claude 2df7f7b29d Taito FX-1A: the 4 DSW bits not fitted read as 0, as MAME 
Super Football Champ took them as the test switch and booted into the
test menu.

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_01MEgow1uRCv8pxMErKhmoHZ
 2026-10-21 18:52:31 +02:00
Claude 8ed414a1f5 Taito FX-1A (COH-1000T): the MAME sets, with Z80 + YM2610B sound 
The Taito FX-1A games on the ZN-1 board code from #2081, with the sets
and file names of current MAME. Replaces the old non-working sets.

- zn.c: FX-1A board (1 MB VRAM, 8 MB game ROM banks at 0x1f000000, bank
  register at 0x1fb40000), CAT702 keys read from the TT01 / TTnn dumps in
  the sets, Z80 with a YM2610B and the TC0140SYT at 0x1fb80000, plus the
  PSX SPU.
- taitosnd.c: optional reset and save state registration for the
  TC0140SYT (used by the FX-1A only; other drivers unchanged).
- Sets: coh1000t (BIOS), sfchamp/o/u/j, psyforce/j/x, mgcldtex, mgcldate
  (MAME names: the old mgcldate is now mgcldtex, the old mgcldtea is now
  mgcldate). Old sound player and FX-1A machine removed.
- FX-1B sets (raystorm, ftimpcta, gdarius, gdarius2) unchanged for now.
- metadata/mame2003-plus.xml: FX-1A entries regenerated.

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_01MEgow1uRCv8pxMErKhmoHZ
 2026-10-21 18:52:31 +02:00
zanacandClaude d708f399f7 Tecmo TPS (COH-1002M): all MAME sets playable with sound (#2094) 
The Tecmo TPS games on the ZN-1 board code from #2081, with the sets and
file names of current MAME. Replaces the old non-working tps sets.

- zn.c: TPS board (2 MB VRAM, 8 MB game ROM banks at 0x1f000000, bank
  register at 0x1fb00006, four coin counters), CAT702 keys read from the
  MG01 / MGnn dumps in the sets, PSX SPU sound.
- Cool Boarders Arcade Jam: sound board with a Z80, a YMZ280B and the two
  IDT7202 FIFOs to the main CPU.
- 1 on 1 Government: the factory EEPROM of the set is used when there is
  no NVRAM yet (else: "loading backup data failed").
- Gallop Racer 2 Link HW: link board ROM in the set, CPU not emulated
  (not connected to anything in MAME either).
- Old protection hack and link machine removed; BIOS is coh1002m (was tps).
- metadata/mame2003-plus.xml: TPS entries regenerated.


Claude-Session: https://claude.ai/code/session_01MEgow1uRCv8pxMErKhmoHZ

Co-authored-by: Claude <[email protected]>
 2026-10-21 12:20:42 -04:00
arcadez2003 dc3148e25a Merge pull request #2091 from zanac/cps3-speed-enhanced 
Capcom CPS-3: new driver, all games including 3rd Strike 4rd Arrange Edition, faster than MAME
 2026-10-21 15:54:20 +01:00
arcadez2003 ee687592a7 Merge pull request #2092 from zanac/psxjit-codemap 
PSX recompiler: track translated code per word, not per 64 bytes
 2026-10-21 15:53:55 +01:00
arcadez2003 5e0aeb4cb4 Merge pull request #2093 from zanac/carnevil-seattle-stable 
CarnEvil and the Seattle driver: MIPS III recompiler, Voodoo and timing as current MAME, SF Rush playable, The Rock, current MAME
 2026-10-21 15:53:32 +01:00
Claude 620c7ba7d1 CarnEvil and the Seattle driver: MIPS III recompiler, Voodoo and timing as current MAME, SF Rush playable, The Rock, current MAME sets 
CarnEvil (#1659): MIPS III recompiler and native FPU on the Seattle games
that were checked (CarnEvil, SF Rush, The Rock: identical frames to the
interpreter), Voodoo blitters for their common modes, IDE and Galileo DMA
straight into RAM, VBLANK latch, Galileo timers and IDE seek timing as
current MAME, 54.123711 Hz. Same frame cadence as current MAME.

Seattle driver toward current MAME: machine configurations and refresh
rates, I/O ASIC values, Voodoo clipping, LFB formats, dithering, alpha
blending, depth bias and alpha test, wheel board and latched shifter,
SMC91C94 ethernet on the Flagstaff board (SF Rush's race waited for it),
49-way joysticks on Blitz '99/2000 (I40) and Blitz, ROM names, disk SHA1s,
descriptions and clones of current MAME (mace 1.0ce, macea, wg3dhfe,
blitz99a), San Francisco Rush: The Rock.

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_016PwPGTj4SDjmvPp3DRm9j5
 2026-10-21 16:04:14 +02:00
Claude 4a9ed46a7b PSX recompiler: track translated code per word, not per 64 bytes 
A store into a 64-byte granule holding translated code flushed the whole
translation cache. 1 on 1 Government keeps a variable next to code: 285
flushes and about 300000 recompiled blocks in 3000 frames, so the
recompiler was slower than the interpreter (220 vs 300 fps). The code map
now has one entry per 4-byte word (4 MB table, 16 MB of host addresses):
only a store over an instruction that was actually translated flushes.
A flush is still never missed, an aliased entry only flushes more.

1on1gov with the recompiler: 220 -> 360 fps; frames identical to the
interpreter on all the Tecmo TPS sets.

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_01MEgow1uRCv8pxMErKhmoHZ
 2026-10-21 15:56:53 +02:00
VanniandClaude Opus 5.5 969075a5ae Capcom CPS-3: new driver, all games including 3rd Strike 4rd Arrange Edition 
A C89 port of current MAME's cps3.cpp and cps3_a.cpp: MAME's 53 sets
without the multi-game bootlegs, plus sfiii4n, the 3rd Strike "4rd
Arrange Edition 2013" hack that FBNeo has and MAME does not.

- Encryption with the per-game keys, through the new SH-2 hooks.
- Flash SIMMs (Fujitsu 29F016A), EEPROM, inputs, save states.
- Video: sprites with zoom, tilemaps, text layer, shadow/highlight,
  full screen zoom; palette and character DMA.
- The 16-voice sample chip (sndhrdw/cps3_sndhrdw.c).
- No CD drive: the BIOS no-CD flag is always set, so the CD sets run
  from the SIMMs; the Red Earth / Warzard CD BIOSes, with no such flag,
  start the game straight from the SIMMs.
- A "Region" DIP switch patches the cart's region byte at reset:
  Europe by default, USA on 2nd Impact (no European release), any
  region or "As BIOS" selectable.
- Idle loop skip per game (FBNeo's addresses).

Docs in docs/capcom-cps3.md, sets in metadata/mame2003-plus.xml.

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_013Vje3pEtpLHubqCGwCgoQX
 2026-10-21 15:21:15 +02:00
VanniandClaude Opus 5.5 440a6dc232 ROM loading: look for the expected CRC in a zip before the name 
Merged sets keep the files of the clones in subfolders of the parent's zip,
with the same names (sfiii3n/sfiii3-simm1.0, sfiii3nr1/sfiii3-simm1.0); the
loader matched the name only and took the first one, the wrong revision.
Loading and verifying now look for the expected CRC first, then for the
name. Split and non-merged sets load as before.

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_013Vje3pEtpLHubqCGwCgoQX
 2026-10-21 15:20:38 +02:00
VanniandClaude Opus 5.5 3234504360 SH-2: optional opcode fetch and DMA read hooks 
Two optional callbacks in struct sh2_config, for the CPS-3 custom SH-2:
- opcode_read: the opcode fetch, for a CPU that decrypts its opcodes
- dma_read_hook: sees and can change each unit the internal DMA reads

Both are NULL in the other SH-2 drivers, which run as before.

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_013Vje3pEtpLHubqCGwCgoQX
 2026-10-21 15:20:38 +02:00
arcadez2003 7ebb758a6a Merge pull request #2090 from zanac/model2-enhanced-speed 
Sega Model 2: 13% to 38% faster, same output (renderer + i960 idle-loop skipping)
 2026-10-21 13:12:16 +01:00
arcadez2003 ffc7666884 Merge pull request #2089 from zanac/model1 
Sega Model 1: new driver, TGP HLE checked bit for bit against the real TGP
 2026-10-21 13:11:56 +01:00
Claude da3a90f659 i960: skip idle loops (Model 2), same output 
The Model 2 games spend 80-86% of their i960 instructions in short wait
loops: read a RAM word or the video control register, maybe count, branch
back. Nothing else runs during the i960 timeslice, so when two iterations
in a row only load, compute and branch, read the same side-effect-free
addresses, cost the same cycles and change each register by the same
amount (none of them compared), the remaining iterations are skipped: their
cycles taken, the counters advanced. The last iteration of the timeslice
still runs, so the CPU stops exactly where the interpreter would.

The driver lists what an idle loop may read (i960_set_idle_read_callback):
ROM, RAM and the video control register. Off for other drivers.

Frame by frame identical video and audio on Daytona USA, The House of the
Dead, Virtua Cop and Virtua Cop 2; i960 time down by about 70%.

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_01MEgow1uRCv8pxMErKhmoHZ
 2026-10-21 12:36:45 +02:00
Claude 0f88b8feae model2: faster texel fetch (same output) 
- the mipmap levels and the microtexture of a polygon are worked out once
  per polygon, not at every texel fetch
- texel addresses with unsigned shifts (the signed divisions by 2 were the
  hottest line), the column and row terms shared by the four texels
- four transparent texels return at once; the microtexture blend is
  skipped for a translucent texel with no alpha (it is discarded anyway)

Output identical frame by frame on Daytona USA, The House of the Dead,
Virtua Cop and Virtua Cop 2.

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_01MEgow1uRCv8pxMErKhmoHZ
 2026-10-21 12:36:45 +02:00
Claude 1624990be3 model2: clear and composite only the drawn part of the 3D frame 
The 3D frame was cleared and composited over the whole screen every frame,
and the 64K z buckets cleared at every new frame. Now the buffer is its own
fill map (a drawn pixel is never 0), only the box of the pixels drawn since
the last clear is cleared and composited, and only the z buckets in use are
cleared. Output identical frame by frame.

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_01MEgow1uRCv8pxMErKhmoHZ
 2026-10-21 12:36:45 +02:00
VanniandClaude Opus 5.5 25900bae57 Sega Model 1: new driver, TGP HLE checked bit for bit against the real TGP 
Virtua Racing, Virtua Formula, Virtua Fighter, Star Wars Arcade, Wing War
(and R360) and NetMerc, with current MAME's sets.

- Driver from current MAME: interrupt controller, interval timers, the
  UART to the Model 1 sound board, the Digital Sound Board for Star Wars
  Arcade; the I/O board firmware is simulated (inputs, DIP switches,
  analog channels, backup RAM).
- Video: C port of current MAME's model1_v.cpp; no fused multiply-add and
  x86 float to int conversions, so every CPU renders as x86.
- TGP: the geometry DSP runs in C (HLE), started from MAME 0.215. With the
  MB86233 core the real TGP program can run next to it (development
  builds, MODEL1_TGP=oracle): every function the games call was rewritten
  from the 315-5573, 315-5711 and 315-5724 programs until the results
  match bit for bit, bugs of the real programs included. Virtua Fighter
  gets its own table (MAME 0.215 used Virtua Racing's, with guessed camera
  functions).
- The TGP sits in the V60 I/O space too (Wing War boots it with an OUT).
- Save states keep the TGP FIFOs, the data ROM bank, the timers and the
  renderer's light setup, so a state loads in a new session.
- C89, own square root helper.

Details and open questions: docs/sega-model1.md.

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_013Vje3pEtpLHubqCGwCgoQX
 2026-10-21 12:34:33 +02:00
zanacandClaude 8343ab6b0e model2: light gun crosshairs (Virtua Cop, Virtua Cop 2, The House of the Dead) (#2088) 
Claude-Session: https://claude.ai/code/session_01MEgow1uRCv8pxMErKhmoHZ

Co-authored-by: Claude <[email protected]>
 2026-10-21 03:57:08 -04:00
zanacandClaude 38a7da6eac Hard disks: keep 4 MB of decompressed hunks per disk (#2087) 
hard_disk_read cached a single hunk, so every hunk a game came back to
was decompressed again. CarnEvil streams ~7000 hunks over and over
during play (39000 decompressions in 3800 frames); a 4 MB
direct-mapped cache (1024 hunks of 4 KB) cuts them to ~7400. The cache
falls back to one hunk when the memory is not there; writes go through
it as before (into the differencing file).

CarnEvil: 10% less time over 12000 frames, video and audio identical.
Killer Instinct 1/2 identical.


Claude-Session: https://claude.ai/code/session_016PwPGTj4SDjmvPp3DRm9j5

Co-authored-by: Claude <[email protected]>
 2026-10-21 02:47:48 -04:00
mahoneyt944 f1abec1d1a Add files via upload 2026-10-20 23:06:48 -04:00
zanacandClaude 59f7ca7c30 i960: C89 fallback for logb() (MSVC 2005 link error) (#2086) 
The LOGBNR/LOGBNRL opcodes called logb() directly, outside the block of
C89 fallbacks, so MSVC 2005 (no C99 math) failed to link with an
unresolved _logb. logb() is now used through i960_logb(), like round(),
trunc() and log2(): the C99 function where the compiler has it, otherwise
frexp() (exponent - 1), with logb()'s results for 0, infinities and NaN.

The fallback matches glibc's logb() on every edge case (zeros, denormals,
DBL_MAX, infinities, NaN) and on 5 million random doubles. Compiled as
C89, none of the Model 2 sources references a C99-only math function.


Claude-Session: https://claude.ai/code/session_01MEgow1uRCv8pxMErKhmoHZ

Co-authored-by: Claude <[email protected]>
 2026-10-20 19:41:58 -04:00
zanacVanniClaude Opus 5.5
 		9aece938b6 Sega Model 2 (original, 2A, 2B, 2C): backport from current MAME, 84 sets (#2084) 
The whole Model 2 family: i960 main CPU, TGP (MB86234) and TGPx4
(MB86235) geometrizers, SHARC (ADSP-21062) for Model 2B, geometrizer and
3D rasterizer, System 24 tile layers, 68000 + SCSP sound with the MIDI link
from the i960, Model 1 I/O board (Z80 with its BIOS, or simulated), the
315-5881/315-5838 protections, the Digital Sound Boards (DSB Z80 and DSB2
68000, MPEG audio) and the Model 1 sound board of Manx TT DX.

Beyond MAME:
- SCSP effect DSP from current MAME, without MAME's MADRS mirror that
  breaks the Dead or Alive reverb; master volume.
- Rail Chase 2: mirrored sample ROMs, the missing sound effects play.
- DSB music level measured on Top Skater cabinet recordings.
- Tile layers mixed before the polygons (Virtua Cop 2 stage select), black
  polygon pixels drawn.
- Games that do not start in MAME play: Virtual-On (comm board present,
  link stand-alone), Manx TT DX and Motor Raid DX (drive boards
  simulated), Sega Ski Super G, Top Skater in 3D (compact object format,
  second matrix, foot sensors), the Daytona USA hacks.
- Daytona USA factory link ID set to single, Super GT 24h sound queue.
- SHARC: a wait on a FIFO flag (NOP loop or jump to itself) gives up
  its timeslice (identical output, Model 2B games 1.3x-2.9x faster).

Royal Ascot II (SegaNet terminal) and Power Sled (network) are not added.
Choices that differ from the hardware: docs/sega-model2.md.

C89, no C99 math in the build paths (C89 fallbacks), checked on ARM, x86
and the Apple targets. DAT: the Model 2 entries added.


Claude-Session: https://claude.ai/code/session_016PwPGTj4SDjmvPp3DRm9j5

Co-authored-by: Vanni <[email protected]>
Co-authored-by: Claude Opus 5.5 <[email protected]>
 2026-10-20 15:38:36 -04:00
zanacVanniClaude Opus 5.5
 		505733a2df MIPS3: fix the 32-bit x86 build (undefined mips3_* speedup symbols) (#2085) 
On 32-bit x86 hosts the Makefile builds the old x86 recompiler
(mips3drc.c, X86_MIPS3_DRC) instead of mips3.c. #2079 added optional
speedups to mips3.c/mips3.h (fast RAM, Cause poll skip, poll reads,
sljit recompiler) that Killer Instinct and core_options.c call, but
mips3drc.c does not define them, so the windows i686 / msvc05 / msvc10
jobs failed at link time:

  undefined reference to `mips3_jit_available'
  undefined reference to `mips3_set_cause_poll_skip'
  undefined reference to `mips3_add_poll_read'
  undefined reference to `mips3_add_fastram'
  undefined reference to `mips3_set_jit'

Define them in mips3drc.c as no-ops: they are optional and off by
default, so on these hosts Killer Instinct runs on the x86 recompiler
without them, and mips3_jit_available() returns 0 so the "MIPS Dynarec"
core option stays hidden. Every other target is unchanged.

Built with MinGW i686 (ARCH=x86, as on the CI runners): the symbols are
defined and the core links. C89 (-std=c89 -pedantic) clean.


Claude-Session: https://claude.ai/code/session_013Vje3pEtpLHubqCGwCgoQX

Co-authored-by: Vanni <[email protected]>
Co-authored-by: Claude Opus 5.5 <[email protected]>
 2026-10-20 13:57:25 -04:00
zanacVanniClaude Opus 5.5
 		23a56e6afe Sony ZN-1/ZN-2: Capcom games playable with sound and PSX recompiler (#2081) 
The ZN main board backported from MAME 0.135 and the Capcom boards:
Battle Arena Toshinden 2, Star Gladiator, Street Fighter EX / EX Plus /
EX 2 / EX 2 Plus, Rival Schools / Justice Gakuen, Tetris The Grand
Master, Star Gladiator 2, Tech Romancer / Kikaioh, Strider 2 / Strider
Hiryu 2 and Gallop Racer (no sound: QSound ROMs never dumped).

- zn.c: CAT702 security chips, PSX serial port 0 bit by bit inside the
  driver (shared PSX code unchanged), inputs, board configuration, coin
  counters, AT28C16 EEPROM in NVRAM, one memory bank per RAM/BIOS mirror.
- Capcom COH-1000C/1002C/3002C: game and country ROM banking, QSound Z80
  with command latch and NMI, kick harness, ZN-1 and ZN-2 machines; the
  old placeholder QSound machine driver is removed.
- PSX recompiler: direct access to RAM, scratchpad and BIOS, turned on by
  the MIPS Dynarec core option as on System 11/12; frames and audio
  identical to the interpreter on all tested sets.
- sound/psx.c: PSX SPU from MAME 0.135 (voices and SPU IRQ); the old SPU
  was used by no driver.
- ROM sets: Star Gladiator ROM offsets, QSound samples word-swapped,
  Rival Schools / Justice Gakuen / Tetris TGM moved to ZN-2 (cpzn2).
- metadata/mame2003-plus.xml: ZN entries regenerated.

C89, no platform-specific code; checked on ARM, x86 and the Apple targets.


Claude-Session: https://claude.ai/code/session_016PwPGTj4SDjmvPp3DRm9j5

Co-authored-by: Vanni <[email protected]>
Co-authored-by: Claude Opus 5.5 <[email protected]>
 2026-10-20 13:01:28 -04:00
zanacandClaude 28bb883273 Killer Instinct 1/2: wait states on boot EPROM data reads (attract mode music) (#2083) 
Data reads from the boot EPROM cost 128 cycles (RdRdy wait states, as
FBNeo; instruction fetch stays direct). The boot (blue screen) then takes
about 7 seconds instead of 1, and the DCS has time to start the attract
mode music: it now plays in both games (it was missing). Pointed out by
barbudreadmon (issue #531).

MIPS III core: mips3_add_fastram_wait, a fast RAM region whose data reads
count wait cycles; the recompiler sends those reads through the fast RAM
handlers, so the interpreter and the recompiler give the same frames and
audio (kinst and kinst2, attract mode and a game, dynarec off and on).


Claude-Session: https://claude.ai/code/session_016PwPGTj4SDjmvPp3DRm9j5

Co-authored-by: Claude <[email protected]>
 2026-10-20 12:59:38 -04:00
zanacClaude Opus 5.5Vanni
 		149c6e2640 Killer Instinct 1 & 2: current MAME sets, MIPS III and ADSP-2100 recompilers, fast on low-end ARM (C89/MSVC/ARM) (#2079) 
* Killer Instinct 1/2: current MAME sets, MIPS III and ADSP-2100 recompilers, speedups (C89/MSVC/ARM)

The kinst branch rebased on master, which now has libchdr (#2072) and the
shared sljit build (#2070): no CHD or sljit changes here.

- kinst: current MAME sets (kinst, kinst13, kinst14, kinstp, kinst2 and
  versions), video and dip switches, direct RGB output, idle-loop speedups
- MIPS III: optional recompiler with sljit (core option "MIPS Dynarec"),
  fast RAM and Cause polling skip, enabled for Killer Instinct only
- ADSP-2100: optional recompiler (core option "ADSP Dynarec") and exact
  skip of NOP delay loops, for Killer Instinct only; DCS ROM pointer
- KI video: the frame buffer converted a word at a time (SSE2/NEON)
- C89: no long long literals; built and checked for x86-64, x86-32,
  AArch64, ARMv7 (NEON and VFP), ARMv6 and macOS (x86-64, arm64)

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_016PwPGTj4SDjmvPp3DRm9j5

* cheat.dat: keep the Killer Instinct cheats on kinst

kinst is now v1.5d (the parent, as in current MAME) and the old kinst
program (L1.4) is the clone kinst14. The cheats work on both: the
player data in RAM (0x8808BC00 / 0x8808BD00) has the same layout, checked
on a RAM dump in a fight. Leave them on the parent, which players run.

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_016PwPGTj4SDjmvPp3DRm9j5

---------

Co-authored-by: Vanni <[email protected]>
Co-authored-by: Claude Opus 5.5 <[email protected]>
 2026-10-20 06:43:43 -04:00
zanacVanniClaude Opus 5.5
 		5bd572a2b8 Voodoo: fix texture RAM writes on big-endian hosts (#883) (#2080) 
voodoo_textureram_w stored texels with BYTE4_XOR_LE / BYTE_XOR_LE, but
the rasterizer (voodblit.c) reads texel n from byte n (8-bit formats)
or halfword n (16-bit formats) with no swizzle. On little-endian hosts
the XOR is a no-op, so this only broke big-endian ones: every texel was
read from the wrong place and the Seattle games (BioFreaks, Blitz,
CarnEvil, California Speed, ...) showed a black screen with a few stray
pixels on PS3 / Wii U.

Texture RAM is a plain linear texel array, so store it linearly.

Tested by cross-compiling the core for 32-bit PowerPC (MSB_FIRST) and
running it under qemu-user: BioFreaks now reaches the title screen and
plays, with frames identical pixel for pixel to the x86 build. Output on
x86 is unchanged.


Claude-Session: https://claude.ai/code/session_013Vje3pEtpLHubqCGwCgoQX

Co-authored-by: Vanni <[email protected]>
Co-authored-by: Claude Opus 5.5 <[email protected]>
 2026-10-20 06:41:53 -04:00
zanacClaude Opus 5.5Vanni
 		5262c77700 Hard disks: read CHDs with libchdr, drop the legacy CHD code (#2072) 
* Hard disks: read CHDs with libchdr, drop the legacy CHD code

The legacy MAME CHD code read CHD v1-v3 only; current MAME sets are v5
(LZMA/zlib/Huffman/FLAC), which it rejected as an unsupported version.

- src/lib/libchdr: libchdr (rtissera, BSD) with LZMA SDK 19.00. libchdr
  reads every CHD version, so existing v3 CHDs keep working unchanged.
  Local changes for C89/MSVC (see MAME2003PLUS.txt); zstd is left out.
- src/lib/mame-chd/chd.c/.h removed (mame_sha1.c stays, hash.c uses it).
- harddisk.c opens the CHD through libchdr on top of the core's file
  layer, and keeps the sectors the game writes in its own differencing
  file (save/diff/<disk>.dif). The format is described at the top of
  harddisk.c: a header that identifies the disk data, then one record
  per written hunk. A .dif in the old CHD format, or made for another
  disk, is replaced by a new one.
- The disk handle drivers get is now the hard disk itself (IDE, 53CF96).
- Disk checksums: the data hashes (MD5+SHA1 for v1-v3, the raw data
  SHA1 for v4/v5) or the SHA1 of a v5 image, so the hashes listed by
  the drivers match the same dump in any CHD version.

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_016PwPGTj4SDjmvPp3DRm9j5

* Hard disks: import differencing files from older versions of the core

Older versions of the core kept what the game wrote to the disk in an
uncompressed CHD v3 that used the disk as its parent. Instead of starting
a new, empty differencing file, the core now copies the hunks that file
holds into the new format, so saved settings, bookkeeping and high
scores survive the update.

- The old file is kept next to the new one as <name>.dif.old.
- Only the hunks the old file holds itself are imported (uncompressed,
  mini and self-referencing entries, with their CRC checked); the ones
  it takes from the parent are already in the CHD.
- The old file must have been made for the same disk data: its parent
  SHA1 is compared with the SHA1 of the disk data (MD5 for CHD v1/v2),
  so it also works after the CHD has been converted to v5.
- The v3 header is read directly: libchdr can't open these files, since
  it guesses the sector size from hard disk metadata they do not have.
- osd_rename() added to the file layer for the .old copy.

Tested with sfrush: an old-format file written by the legacy CHD code
(the same calls the previous core made) is imported byte for byte, a
second start reads the new file without importing again, a file made
for another disk is kept as .old and not imported, and a real file
written by the previous core while playing imports cleanly.

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_01MEgow1uRCv8pxMErKhmoHZ

---------

Co-authored-by: Vanni <[email protected]>
Co-authored-by: Claude Opus 5.5 <[email protected]>
 2026-10-20 03:45:36 -04:00
zanacVanniClaude Opus 5.5
 		a27a08f661 System 1: rerom Shooting Master and Choplifter to current MAME (#2078) 
Follow-up to #2074, as requested in review.

- shtngmst: same contents as current MAME shtngmst (the former
  shtngmste EVG set, promoted to parent in MAME 0.227 after the
  EPR-7100 redump); ROM file names updated to the MAME ic-numbered
  names. Set name unchanged.
- Choplifter sets renamed to the MAME names, ROM contents unchanged:
  chplft -> choplift, chplftb -> chopliftu, chplftbl -> chopliftbl,
  with ROM file names matching current MAME.
- PAL dumps are not added (not used by the driver).
- Updated driver list, frontend list, catver, cheat, history and the
  four entries in mame2003-plus.xml (regenerated from the core).


Claude-Session: https://claude.ai/code/session_013Vje3pEtpLHubqCGwCgoQX

Co-authored-by: Vanni <[email protected]>
Co-authored-by: Claude Opus 5.5 <[email protected]>
 2026-10-19 21:58:32 -04:00
zanacClaude Opus 5.5Vanni
 		2a14d0c3f8 S12 ciFix the macOS build of the MIPS recompiler (sljit) from #2070 (#2077) 
* sljit: no recompiler on 3DS, PS Vita and ARM before v6

sljit's executable memory allocator needs mmap and pthreads, which the
3DS (devkitARM) and PS Vita (VitaSDK) C libraries do not have:
sljit_mame.c stopped on sys/mman.h and PTHREAD_MUTEX_INITIALIZER in
those lanes. ARMv5 (Miyoo) built but sljit's ARM back end emits ARMv6
code. These hosts now run the interpreter, as the other unsupported ones.

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_016PwPGTj4SDjmvPp3DRm9j5

* sljit: Darwin extensions on macOS (fixes the osx-x64 and osx-arm64 builds)

The core builds with -D_XOPEN_SOURCE=500 on every non-MSVC platform. On
macOS that hides MAP_ANON and MAP_JIT from <sys/mman.h>, and sljit's Apple
executable allocator stopped on them:

  sljitExecAllocatorApple.c:121: error: use of undeclared identifier 'MAP_ANON'
  sljitExecAllocatorApple.c:121: error: use of undeclared identifier 'MAP_JIT' (arm64)

sljit_mame.c now defines _DARWIN_C_SOURCE on Apple hosts before any system
header. Checked with clang 18 and the macOS 11.3 SDK, targets
arm64-apple-macos11 and x86_64-apple-macos10.13, with the core's flags:
sljit and all the System 11/12 files compile.

Note on the previous commit: the 3DS and Vita lanes built fine in CI; the
JIT is kept off there as a precaution (their mmap does not give executable
memory), and the ARMv5 exclusion stands (sljit emits ARMv6 code).

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_016PwPGTj4SDjmvPp3DRm9j5

---------

Co-authored-by: Vanni <[email protected]>
Co-authored-by: Claude Opus 5.5 <[email protected]>
 2026-10-19 20:48:16 -04:00
zanacClaude Opus 5.5Vanni
 		f32b6d8a95 Backport Namco System 11/12 (Tekken series, Soul Calibur) with sound, MIPS recompiler - C89/MSVC/ARM (#2070) 
* Namco System 11/12: Tekken series, Soul Calibur and the rest of the System 11/12 library

Rebased on the current master as one change (branch tektagt, 38 commits,
including the review fixes of #2064):

- Namco System 11 and System 12 drivers as current MAME: Tekken, Tekken 2,
  Tekken 3, Tekken Tag Tournament, Soul Edge, Soul Calibur, Ehrgeiz,
  Dunk Mania, Xevious 3D/G, Point Blank 2, Mr. Driller and the other
  System 11/12 sets, with the C76 (M37702) and H8/3002 sound CPUs and the
  C352
- PSX CPU, GTE, GPU, root counters and DMA as current MAME; MIPS
  recompiler (sljit) for the PSX CPU, core option "MIPS Dynarec"
- metadata (cheats, history, categories, XML DAT) for the new set names

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_016PwPGTj4SDjmvPp3DRm9j5

* Namco System 11/12: MSVC and C89 build lanes

- PSX GPU NEON paths only with GCC/clang (they use GCC attributes); MSVC,
  ARM included, takes the C code
- no MIPS recompiler with MSVC before 2013 (the 2003-2010 lanes): the
  interpreter is used there; sljit is still built for MSVC 2013+ and
  GCC/clang on x86 and ARM

All System 10/11/12 sources pass gcc -std=c89 -pedantic with
-Werror=declaration-after-statement and -Werror=variadic-macros, and
compile for aarch64 and armv7 (ARM/NEON, Thumb/VFP).

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_016PwPGTj4SDjmvPp3DRm9j5

* Namco System 11/12: drop the GitHub Actions workflow

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_016PwPGTj4SDjmvPp3DRm9j5

---------

Co-authored-by: Vanni <[email protected]>
Co-authored-by: Claude Opus 5.5 <[email protected]>
 2026-10-19 16:43:27 -04:00
zanacVanniClaude Opus 5.5
 		0aaf055d11 Input: self-centering analog controls return at the key speed (#2075) 
With digital controls, IPF_CENTER paddles and sticks drifted back to center
at 100/sensitivity per frame instead of the key delta: at sensitivity 30
(Model 2 steering wheels) the wheel took ~2 s to recenter after taking
0.8 s to reach full lock, so the car kept turning (Super GT 24h). Newer
MAME uses centerdelta, which defaults to keydelta; do the same and stop
exactly on the center instead of oscillating around it.


Claude-Session: https://claude.ai/code/session_016PwPGTj4SDjmvPp3DRm9j5

Co-authored-by: Vanni <[email protected]>
Co-authored-by: Claude Opus 5.5 <[email protected]>
 2026-10-19 16:34:54 -04:00
zanacandClaude c53f2b4206 TMS34010: MMTM leaves the N flag alone on the 34010 (#2076) 
Only the TMS34020 sets N from the destination register in MMTM; on the
TMS34010 the flag is unaffected (as in MAME 0.115 and later). Setting it
on the 34010 corrupted the N flag across register saves, which breaks
code that compares, pushes registers and then branches on the sign.

Fixes libretro issue #1864: in Mortal Kombat II Plus (mk2p) 2-on-2
Kombat Tag, the first hit on a character killed it outright. With this
change energy drains normally and tagging works. mk2 and mk play
identically to before over a 6000-frame scripted run.


Claude-Session: https://claude.ai/code/session_01MEgow1uRCv8pxMErKhmoHZ

Co-authored-by: Claude <[email protected]>
 2026-10-19 16:31:53 -04:00
arcadez2003 0b06ca52dc Add new games to the working list and update credits for raiden2.c 2026-10-19 20:44:30 +01:00
zanacandClaude Opus 5.5 7b46a717d8 Midway T-unit / Wolf-unit: save state support (MK2, UMK3) and UMK3 palette hack fix (#2073) 
* UMK3: install the palette queue hack at the right address

The hack was backported from a later MAME, where the TMS34010 address
space is bit-addressed. In this core memory handlers take byte addresses
(TOBYTE), as every other handler and speedup in the driver does, so the
handler was installed far away from the palette queue pointers and never
ran. This is why raising the penalty had no effect on the select screen
palette corruption reported in libretro issue #1989.

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_01MEgow1uRCv8pxMErKhmoHZ

* Midway T-unit / Wolf-unit: save state support (MK, MK2, MK3, UMK3)

Fixes libretro issue #1989 (MK2 and UMK3 report "Core does not support
save state").

- TMS34010: the shift register was allocated in reset but registered in
  init while still NULL, so the save state size was 0 for every TMS34010
  game. Allocate it in init and keep it across resets (also fixes a leak
  on every reset). Internal interrupts queued on TIME_NOW timers are
  tracked and re-queued after a load, so a pending display interrupt is
  not lost.
- ADSP-2100 family: register the CPU state.
- DCS: register the board state and sample buffers, re-arm the
  autobuffer timer where it was, restore DCS2 banking, and keep the
  speedup's wait-for-interrupt across a load (new cpuexec helpers
  cpunum_get_suspend_trigger / cpunum_suspend_until_trigger).
- T-unit/Wolf video: local VRAM, DMA registers, banking; the DMA
  completion timer is re-armed after a load instead of being lost.
- T-unit/Wolf machine, serial PIC: protection, CMOS enable, I/O shuffle,
  UART and the (partly random) serial data.
- Williams ADPCM board (MK1): bank select and IRQ state. The core saves
  bank 6 contents into whichever ROM bank is mapped at load time; keep a
  copy of the banked ROM to undo that.

Tested headless on mk2 and umk3: after a load, both in the same session
and in a fresh one, video matches the original run frame for frame and
the audio output is identical sample for sample. No measurable speed
change. MK1 saves and loads, but its sound CPU still drifts after a load:
the 6809 core does not save its D register, a core-wide change left for
a separate commit.

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_01MEgow1uRCv8pxMErKhmoHZ

---------

Co-authored-by: Claude <[email protected]>
 2026-10-19 13:45:13 -04:00
zanacVanniClaude Opus 5.5
 		ce908de1c1 System 1: emulate the 8751 MCU for Shooting Master and Choplifter (#1934) (#2074) 
Add an MCS-51 CPU core (backport of MAME 0.139 mcs51, Steve Ellenoff /
Couriersud) to the 0.78 cpu_interface: internal RAM and SFRs live in the
CPU context, MOVX goes through per-CPU driver handlers, P0-P3 are ports
0-3, timers support counter mode on T0/T1. DS5002FP/80C52 variants dropped.

Hook up the real 8751 on Sega System 1 as in current MAME (system1.cpp):
- MCU P1: bit 6 BUSREQ halts the Z80, bit 0 drives the Z80 /INT,
  bits 3-4 select the MOVX space (Z80 program / banked ROM / Z80 I/O)
- VBLANK -> MCU INT0, videomode bit 6 -> MCU INT1, Z80 INTACK -> MCU T0
- the firmware pulses /INT for a few machine cycles; the release is
  delivered in the Z80's own time so the pulse is not lost when the Z80
  runs ahead of the MCU within a timeslice

shtngmst: drop the fixed jump-table hack (broke in round 2), load
315-5159a.ic74. chplft: load 315-5151.ic74, protection now emulated.
Clones chplftb/chplftbl keep the unprotected board.


Claude-Session: https://claude.ai/code/session_013Vje3pEtpLHubqCGwCgoQX

Co-authored-by: Vanni <[email protected]>
Co-authored-by: Claude Opus 5.5 <[email protected]>
 2026-10-19 13:39:51 -04:00
arcadez2003 fbd9882765 Merge pull request #2071 from zanac/raiden2 
Raiden II / Raiden DX / Zero Team: backport of MAME raiden2.cpp and r2dx_v33.cpp
 2026-10-19 18:07:25 +01:00
VanniandClaude Opus 5.5 1d96012a6f Raiden II / Raiden DX / Zero Team: backport MAME raiden2.cpp and r2dx_v33.cpp 
Port the current MAME Seibu COP (SEI1000) driver to the 0.78 API (fixes #2056):

- V30 program banking from MAME: Raiden II / Zero Team 2 x 128 KB (0x6cb
  bit 7), Raiden DX 16 x 64 KB (0x470 and 0x6cb), so Raiden DX now runs
- COP: tilemap/palette DMA into the private video memory, palette
  brightness DMA (fades), PRNG, copy/fill modes
- video: layers and sprites drawn as palette indexes and composited as in
  MAME, with the blended pens drawn at 50%; sprite priority per game
- Zero Team: own memory map, 4 player inputs, YM3812 + OKI sound
- V33 boards (New Zero Team, Zero Team 2000, Raiden II New / Raiden DX)
  use the same tilemap/palette path
- save states for all families
- ROM sets and names synced with MAME (46 sets), driver list, XML DAT,
  catver and history updated

C89 / MSVC / ARM clean.

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_016PwPGTj4SDjmvPp3DRm9j5
 2026-10-19 14:07:24 +02:00
zanacClaude Opus 5.5Vanni
 		a6087d4e1a Backport PGM follow-up: C89/MSVC cleanup and IGS023 video (sprite zoom, priority, IRQs) (#2069) 
* PGM / ARM7: C89 and MSVC-compatible sources

- // comments converted to /* */ in the ARM7 core, pgm.c and pgmcrypt.c
- the ARM7 core's local static inline: __inline for MSVC, __inline__ for
  GCC/clang, plain static otherwise (was GCC-only __inline__)
- no trailing comma in the ARM7 architecture flags enum, no nested comment
- prototypes with (void); killbld clears all of kb_regs at init (memset
  used the element count)

All touched files pass gcc -std=c89 -pedantic with
-Werror=declaration-after-statement and -Werror=variadic-macros.

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_016PwPGTj4SDjmvPp3DRm9j5

* PGM video: IGS023 renderer as current MAME (zoom, priority, DMA, IRQs)

- sprites with the zoom / shrink tables, drawn from the end of the list
  with a priority bitmap: a sprite pixel is not drawn over one already
  drawn, and a sprite with the priority bit is hidden only where the
  background is opaque (was: the leading run of such sprites drawn before
  the background)
- control register 0xb0e000: sprite DMA only when bit 0 is set (the list
  was copied every frame, also while the game was rebuilding it), IRQ4
  every 62 lines and IRQ6 at vblank only when enabled and held until the
  enable bit is cleared, text / background / high priority sprite
  disables
- sprite DMA with the per-word masks; size word zero ends the list
- screen filled with pen 0x3ff; palette RAM up to 0xa013ff (0xa00 colours)
  so the text layer's upper 16 palettes exist

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_016PwPGTj4SDjmvPp3DRm9j5

* PGM video: IRQ4 divider started at video start; one 68000 IRQ level

- the IRQ4 timer (every 62 lines) is started in VIDEO_START: the base PGM
  machine has no MACHINE_INIT, so it never ran there (Cave games: no
  credits taken)
- the 68000 interface keeps a single interrupt level and CLEAR_LINE on any
  line drops it: set only the highest pending one

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_016PwPGTj4SDjmvPp3DRm9j5

---------

Co-authored-by: Vanni <[email protected]>
Co-authored-by: Claude Opus 5.5 <[email protected]>
 2026-10-19 02:48:20 -04:00
zanacClaude Opus 5.5Vanni
 		fdb7a57451 Backport PolyGame Master (PGM) (#2067) 
* DoDonPachi II - Bee Storm: IGS027A ARM7 protection, all current MAME sets

DoDonPachi II (ddp2) did not work: the IGS027A protection (an ARM7 with
an internal ROM) was not emulated, and that ROM had not been dumped.
It now runs as in current MAME (pgmprot_igs027a_type2.cpp):

- New CPU core: ARM7 (ARM7TDMI, with Thumb), the MAME 0.139 core (C)
  with the cpu interface of this version: the state in one static
  structure, memory through the 32-bit little endian handlers
  (cpu_readmem32ledw...), save states. No MMU or coprocessors are
  used. Built only where a driver uses it (CPUS+=ARM7@).
- PGM "type 2" protection hookup: the ARM7 at 20 MHz with its internal
  ROM, the encrypted external ROM (decrypted with the XOR table the
  internal ROM uploads at 0x50000000), 64KB of RAM shared with the
  68000 (0xd00000) and the latch at 0xd10000 (a 68000 write raises the
  ARM's FIRQ, the ARM's read clears it). The two idle loops of current
  MAME are skipped (ARM and 68000). pgm_ddp2_decrypt no longer applies
  the fixed table: the ARM uploads it.
- The 18 current MAME sets (World, Hong Kong, Korea, Japan, Taiwan,
  China; ver. 100, 101, 102) with their ROM names; the game region
  comes from the internal ROM of each set.

Tested (x86-64): ddp2, ddp2j and ddp2100c boot to their own region
warning and title and play, with sound; runs are deterministic; a save
state taken in game and loaded later gives the same frames as running
on (with the GAME_IMPERFECT_SOUND flag removed for the test: in this
version that flag also disables save states, GAME_DOESNT_SERIALIZE).

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_016PwPGTj4SDjmvPp3DRm9j5

* PGM: Knights of Valour 2 / 2 Plus, Martial Masters, Dragon World 2001 / Pretty Chance

The other games on the IGS027A "type 2" ARM protection of DoDonPachi II,
as in current MAME: the same ARM7 hookup, with each game's decryption
(pgm_kov2_decrypt, pgm_kov2p_decrypt, pgm_mm_decrypt, pgm_dwpc_decrypt,
ported from current MAME's pgmcrypt.cpp with the IGS27_CRYPT steps) and
the ARM at 22 MHz for Martial Masters and Dragon World (MDRV_CPU_REPLACE
of the "arm7" CPU).

The 20 current MAME sets (kov2 and 7 clones, kov2p and 4 clones,
martmast and 3 clones, dw2001, dwpc, dwpc101j), converted from current
MAME: the 68000 program after the BIOS, the internal ARM ROM, the
external ARM ROM, and the text/background tiles at 0x400000 after the
BIOS ones as the other PGM games here; the region sizes are those of
the ROMs.

Also ported for the following commits: the decryptions of Demon Front,
The Gladiator, Killing Blade Plus, S.V.G., Happy 6-in-1 and Photo Y2K.

Tested (x86-64, 2400 frames with coin and start): kov2 (intro), kov2p
(mode select), martmast (in a fight), dw2001 and dwpc101j (in game).
dwpc (China) stops at "ASIC27 NOT DETECT": only the Japanese internal
ROM is dumped (current MAME patches it to boot); marked not working.
The other PGM games are unchanged (orlegend, kov, ket, ddp3, espgal:
same video and audio as the libretro master).

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_016PwPGTj4SDjmvPp3DRm9j5

* PGM: Demon Front, The Gladiator, S.V.G., Killing Blade Plus, Happy 6-in-1

IGS027A (55857G) ARM7 protection ("type 3"), ported from current MAME's
pgmprot_igs027a_type3.cpp: banked shared RAM, FIRQ from the 68000, the
replacement code for the undumped execute-only area of the internal
ROMs, region patches, speedups, Happy 6 graphics/sample descrambling.
All 19 current MAME sets.

The ARM7 core now acknowledges FIRQ/IRQ through the irq callback so
HOLD_LINE works (the 68000 pulses the FIRQ).

Sprite mask regions of the new sets (types 2 and 3) use current MAME's
power-of-2 sizes: the video code masks the offsets with the region size,
a 0xa00000 region scrambled the sprites. GFX1 regions get MAME's size
too, zero filled.

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_016PwPGTj4SDjmvPp3DRm9j5

* PGM: Knights of Valour Super Heroes, Photo Y2K with the real ARM protection

IGS027A (55857E) ARM7 protection ("type 1") as in current MAME
(pgmprot_igs027a_type1.cpp): the internal ROMs are fully dumped, the ARM
talks to the 68000 through a polled latch and 64 bytes of shared RAM.

kovsh and photoy2k didn't start (old dumps, simulated protection): their
sets are replaced with current MAME's, with the clones (kovsh103/102/
101/100, photoy2k104/103j/102j). kovsh becomes a parent, as in current
MAME. The Japanese board set gets the Japan region.

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_016PwPGTj4SDjmvPp3DRm9j5

---------

Co-authored-by: Vanni <[email protected]>
Co-authored-by: Claude Opus 5.5 <[email protected]>
 2026-10-18 23:00:01 -04:00
Andy Silverman b2855ef3b1 Fix normalized analog scaling for wide input ports (#2068) 2026-10-18 19:56:53 -04:00
arcadez2003 98ea5e6469 FFS 2026-10-19 00:00:57 +01:00
arcadez2003 6b20b595a4 Hook up banking for Raiden DX WIP 
With thanks to AdvanceMAME
 2026-10-18 23:40:36 +01:00
arcadez2003 804b9baabc Come back to it later 2026-10-17 22:01:27 +01:00
arcadez2003 5443426940 try again 2026-10-17 21:57:21 +01:00
arcadez2003 94ee7d65ee Correct blood colours for Primal Rage 
Yellow -> Red
 2026-10-17 21:51:22 +01:00
arcadez2003 f61aa3a0b5 Just some recent WIP from my side 2026-10-17 21:33:48 +01:00
arcadez2003 c797619396 Rollback 2026-10-16 18:51:16 +01:00
arcadez2003 9029a8abec Rollback on Seibu sound remove savesates 
Raiden II sound can work with the ole Seibu core
 2026-10-16 18:50:11 +01:00
arcadez2003 5563d70290 Disable savestates 2026-10-16 18:46:30 +01:00
arcadez2003 23c1680f56 raidendx 2026-10-15 21:28:13 +01:00
arcadez2003 f518b40918 Add Raiden DX 2026-10-15 21:27:04 +01:00
zanacVanniClaude Opus 5.5
 		521a327dd9 Add spf2xpri (Super Puzzle Fighter 2 X', hack) (#2062) 
Fan rebalance hack by Kaito Sinclaire recreating the X' balance changes
from Super Puzzle Fighter II HD Remix, built on the Euro set (spf2t).
https://github.com/KScl/puzzle-fighter-x-prime

- ROM set uses the Fightcade names (pzfxp.03/.04, pzfxp.14m-20m),
  sound ROMs and spf2t.key shared with the parent
- clone of spf2t (code is the patched pzfe.03, decrypted with spf2t.key)
- hiscore.dat entry shared with the spf2t family


Claude-Session: https://claude.ai/code/session_016PwPGTj4SDjmvPp3DRm9j5

Co-authored-by: Vanni <[email protected]>
Co-authored-by: Claude Opus 5.5 <[email protected]>
 2026-10-15 13:07:12 -04:00
Chris Dixon 8a9224a9a6 Save the Neo Geo's pd4990a clock in savestates (#2066) 
None of the calendar chip's state was registered, so loading a state
left the clock, its serial shift registers and its test pulse where
they were. Run-ahead loads a state every frame, and a Neo Geo then
stalls on boot or stops at CALENDAR ERROR.
 2026-10-15 13:06:38 -04:00
arcadez2003 cfac240042 Revert on c5233bc 
Makes no difference with Raiden 2 gfx niggles
 2026-10-15 15:22:02 +01:00
arcadez2003 c5233bcb58 Possible fix for Gfx niggles Raiden 2 Level 3 2026-10-15 00:34:15 +01:00
arcadez2003 a5e5261093 Bump up YM2151 music for Raiden 2 and enable COPX rom loading 2026-10-15 00:27:26 +01:00
arcadez2003 92c7b8e475 Merge pull request #2061 from libretro/arcadez2003-patch-3 
For new Seibu sound savestates
 2026-10-14 19:31:57 +01:00
arcadez2003 62eca3b507 Merge pull request #2060 from libretro/arcadez2003-patch-2 
Update to support Raiden2 sound
 2026-10-14 19:31:41 +01:00
arcadez2003 b8df278931 Merge pull request #2059 from libretro/arcadez2003-patch-1 
Compile test
 2026-10-14 19:31:24 +01:00
arcadez2003 d3d8defb48 For new Seibu sound savestates 2026-10-14 19:25:54 +01:00
arcadez2003 bf6a7455d7 Update to support Raiden2 sound 2026-10-14 19:24:24 +01:00
arcadez2003 89a47488e9 Compile test 2026-10-14 19:22:11 +01:00
arcadez2003 b12d6012b5 Merge pull request #2058 from zanac/mp_addams 
Add mp_addams (The Addams Family ARCADE, Mega Play)
 2026-10-13 21:19:28 +01:00
VanniandClaude Opus 5.5 2decddc0b5 Add mp_addams (The Addams Family ARCADE, Mega Play) 
Homebrew Mega Play conversion of The Addams Family ARCADE (v77).
- INPUT_PORTS mp_addams with DSW C (1UP every, lives)
- megaplay_nvram: megaplay + NVRAM handler for the BIOS battery RAM
  (Z80 0x6800-0x77ff: credits, bookkeeping, per-slot game areas)
- ROM set epr-26013.ic1 (game) / epr-15175-20.ic2 (instruction ROM)

Co-Authored-By: Claude Opus 5.5 <[email protected]>
Claude-Session: https://claude.ai/code/session_018jUxoG1TREth88C39ZMWSV
 2026-10-13 21:19:18 +02:00
arcadez2003 fd01c495ad Merge pull request #2055 from zanac/master 
Gunstar Heros, Grandslam Tennis and Mazin Wars - Mame backport
 2026-10-13 19:25:28 +01:00
zanac eb611beff8 Backport for mp_gslam and mp_mazin on mega play 2026-10-13 16:12:19 +02:00
zanac 4a79de6337 Gunstar Heroes - Mega Play backport from new mame 2026-10-13 08:28:19 +02:00
zanac 7b1ad60b94 Gunstar Heroes - Mega Play implementation 
Small patch that add support of Gunstar Heroes rom. This is a backport from recent mame version.
 2026-10-13 08:17:53 +02:00
arcadez2003 b5ca65f5fd Revert for now 2026-10-13 01:05:37 +01:00
arcadez2003 5f39e722a5 78.u5 STV sprite colour fixes 2026-10-13 00:36:57 +01:00
arcadez2003 74a1af5baf Prevent pop up message triggering on the STV games 2026-10-12 23:54:28 +01:00
arcadez2003 ccaebab82e Fix some sprite colours for Princess Clara And More 
Mariusz Wojcieszek improved the ST-V Emulation:

    Changes to sprites color calculation. I fixed it using in color bank modes by using color offset register from VDP2. Now shienryu kludge is no longer needed and also sprite colors in Winter Heat and Virtua Fighter Kids are correct.
    Changes for Princess Clara Daisakusen (prikura) so that game is playable now (as far I tested it).
    Prikura tried to render distorted sprites with xsize = 0 or ysize = 0 and this caused crash. As these values are prohibited according to manual, I ignore distorted sprites with xsize = 0 or ysize = 0.
    I found that missing MINIT for slave to run the sprites is done by using address 0x01406f40 instead of 0x01000000. I'm not sure if my change is a hack or real hardware behaves in that way, but in my opinion it is possible that whole range of addresses (0x01000000 - 0x017fffff) is used for MINIT. I added MINIT only for one address used by prikura.
    Bad sprite colors were fixed in point 1.
    Small change for vdp2: commented out a call to usrintf_showmessage().
 2026-10-12 23:51:03 +01:00
arcadez2003 aa2b32f913 Needed so that Princess Clara will Bootup 2026-10-12 20:02:04 +01:00
arcadez2003 b0068b501e New Working Princess Clara Daisakusen 
0.78u1: Mariusz Wojcieszek fixed Princess Clara Daisakusen - Game now playable.
 2026-10-12 20:00:15 +01:00
Federico Pereira 3277597377 Input ports: save the values the board latched in save states (#2053) 2026-10-11 20:52:31 -04:00
Federico Pereira da8c86f159 X-Men: save the K054539 channels, the YM2151's selected register and the EEPROM count in save states (#2054) 
* K054539: save where each channel plays in save states

* YM2151: save the register the data port writes to in save states

* X-Men: save the EEPROM count and the tilemap select in save states
 2026-10-11 20:50:58 -04:00
Federico Pereira e05caba0aa The Simpsons: save the banks, banked RAM and the K053260 in save states (#2050) 2026-10-09 06:08:59 -04:00
Federico Pereira 9d9d1ed901 Galaga: save the stars, the Namco custom I/O and the 54XX in save states (#2052) 
* Galaga: save the star field scroll and the graphics bank in save states

* Namco custom I/O: save each chip's state in save states

* Namco 54XX: save the explosion sound generator in save states
 2026-10-09 06:05:01 -04:00
Federico Pereira 155d68254c Aliens: save the banks, palette RAM, the K051960 and the K007232 in save states (#2051) 2026-10-09 06:02:54 -04:00
Federico Pereira 0fe5665808 Sound: keep the sound identical after loading a save state (#2049) 
* sndintrf: save the sound latches in save states

* cpuexec: save each CPU's local time and cycle count in save states

* mixer: save the channels' pending samples and resampling state in save states
 2026-10-09 03:46:51 -04:00
Federico Pereira 97cb277199 cpuint: save the interrupt event queue in save states (#2048) 2026-10-09 03:07:45 -04:00
Federico Pereira d73ba22c26 Konami CPU: save its registers in save states (#2046) 2026-10-08 23:53:22 -04:00
Federico Pereira 64de9b21ed YM3812: keep the registers and write them back when loading a save state (#2045) 2026-10-08 21:56:59 -04:00
Federico Pereira 1104e225f9 Namco wave sound: save the voices and the sound enable in save states (#2044) 2026-10-08 20:10:41 -04:00
Federico Pereira 21c9f8ffd4 QSound games: keep the sound when loading a save state (#2043) 
* QSound: save the channels and the data latch in save states

* CPS1/CPS2: save the QSound Z80 ROM bank in save states

* cpuexec: save each CPU's lasting suspend state (reset, halt, disable)
 2026-10-08 13:38:21 -04:00
Federico Pereira 10315f744e YM2151: save the timers in save states (#2042) 
The YM2151 timers are MAME timers, which MAME 0.78 save states do not keep. After loading, a timer that was running never fires again, so a sound CPU that takes its interrupt from a YM2151 timer (CPS1: Street Fighter II) or polls its flag stops, and the game is silent until it is reset.

Save the time left to each timer's next overflow (-1 when it is stopped) in a presave callback, and start the timers again with it in the existing postload callback.
 2026-10-08 04:36:54 -04:00
Federico Pereira b52156ee5d YM2151: fix swapped arguments to set_connect when loading a save state (#2041) 
ym2151_postload_refresh called set_connect(op, connect[j], j), but
set_connect takes the channel first and the algorithm second, as the
register write path does (set_connect(op, r&7, v&7)). After loading a
state every FM channel was rebuilt with the wrong algorithm until the
game wrote that register again (X-Men's music played wrong for a few
seconds after a load).
 2026-10-07 01:39:18 -04:00
arcadez2003 a0ab0427b9 Fix Sound Samples For Zaxxon 
0.99u2: Derrick Renaud fixed sample playing.
 2026-10-05 23:33:37 +01:00
arcadez2003 c620bfebef Pleiads Small Gfx Fix 
0.98u2: MASH fixed Pleiads palette banking.
 2026-10-05 22:36:20 +01:00
arcadez2003 f073a5af73 Fix some sound niggles in Toki 
0.122u7: Roberto Zandona and Corrado Tomaselli fixed missing/wrong sounds in various events.

https://mametesters.org/view.php?id=916
 2026-10-01 22:48:23 +01:00
arcadez2003 0d9a325c96 Fix BG colours for Crater Raider 
0.148: MASH fixed char color offset in Crater Raider (wrong since MAME 0.36b6).
 2026-09-28 21:28:37 +01:00
arcadez2003 31419303cb Merge pull request #2040 from cscd98/psp-fix 
libretro: ignore incompatible pointer types on psp
 2026-09-25 23:48:03 +01:00
Craig Carnell 0077ef7e41 libretro: ignore incompatible pointer types on psp 2026-09-25 19:35:05 +01:00
arcadez2003 546424f3cd Improve dip switches for the Break Thru sets 
0.81u8: Brian Troha fixed DIPs in Break Thru. Added dipswitches 'Bonus Life', 'Enemy Vehicles', 'Enemy Bullets' and 'Control Panel'.
 2026-09-24 23:17:15 +01:00
mahoneyt944 8393e124af Refactor title fight kludge - game matches real hardware (#2039) 
Preliminary work on a real opaque fix.
 2026-09-19 06:25:45 -04:00
arcadez2003 0f72193fcc Burning Force fix a powerup related protection bug 
0.132u5: hap fixed Burning Force powerup item is always "L" in MAME.
 2026-09-18 15:32:03 +01:00
mahoneyt944 5da0428c7f Cleanup 2026-09-15 14:18:36 -04:00
GoodLuckTrying (Wolfric) e059bb0fe8 Add files via upload (#2037) 2026-09-15 04:51:55 -04:00
mahoneyt944 6e6f19aa43 Add files via upload 2026-09-14 21:04:34 -04:00
GoodLuckTrying (Wolfric) 9bbb94cf6d Adding the missing info for the Artoria hacks (#2036) 2026-09-13 17:48:19 -04:00
mahoneyt944 d3ac6c95f2 Fix insertion sort 2026-09-09 23:52:51 -04:00
mahoneyt944 3a2f7f39b1 Insertion sort and some cleanups (#2033) 2026-09-03 15:51:29 -04:00
mahoneyt944 07a41088de Segas32: fix per line clipping - jpark, ga2, titlef (#2032) 
* Update segas32.c

* Update .gitlab-ci.yml

* Update segas32.c

* Update segas32.c

* Update segas32.c

* Update segas32.c

* Update segas32.c

* Update segas32.c

* Update segas32.c

* Update segas32.c

* Update segas32.c

* Update segas32.c

* Update segas32.c

* Update segas32.c

* Update segas32.c

* Update segas32.c

* Update segas32.c

* Update segas32.c

* Update segas32.c

* Update segas32.c

* Update segas32.c

* Update segas32.c

* Update segas32.c

* Update segas32.c

* Update .gitlab-ci.yml
 2026-09-02 22:10:48 -04:00
mahoneyt944 21256d2412 src/driver/gng,c: Normalise file endings 2026-08-28 20:44:55 -04:00
GoodLuckTrying (Wolfric) a045126dad Updating GFX hashes for Artoria hacks (#2031) 2026-08-24 16:11:19 -04:00
GoodLuckTrying (Wolfric) 6c514a3242 Ghouls 'n Ghosts - Artoria Hacks (#2030) 
* Add files via upload

* Add files via upload

* Ghouls 'n Ghosts - Artoria Edition Hacks

* Fixes some drivers
 2026-08-23 21:53:39 -04:00
mahoneyt944 dc1f391a83 f1lap priority hack 2026-08-22 07:37:53 -04:00
mahoneyt944 93159c0ce9 f1lap eeprom 2026-08-19 14:54:40 -04:00
mahoneyt944 5bbb84086c Initialize before increment 2026-08-13 13:07:31 -04:00
mahoneyt944 e9cebbf19d Add files via upload 2026-08-12 12:06:38 -04:00
mahoneyt944 9125fe0fa7 segas32: cleanup comms hack, f1en attract video now works (#2025) 2026-08-12 01:05:09 -04:00
GoodLuckTrying (Wolfric) 80a84d2df0 Ghosts'n Goblins hacks: Enhanced Edition and Artoria Hacks + Enhanced Editions (#2024) 2026-08-11 01:59:38 -04:00
libretroadmin d6bf36f65f Bake in zlib for now even for statically linked platforms 2026-07-28 04:04:17 +02:00
mahoneyt944 bcd9192749 Add files via upload 2026-07-19 22:22:21 -04:00
mahoneyt944 2cca444170 Update patch 2026-06-11 13:19:37 -04:00
mahoneyt944 5d2f4a740b segas32 minor updates (#2023) 2026-06-11 13:13:13 -04:00
arcadez2003 f183f9862b Extend Drum Sample Support to Lode Runner 3 and 4 
As per FBN with thanks to dink for the headsup
 2026-06-08 13:51:52 +01:00
mahoneyt944 31c9da911c Add files via upload 2026-05-23 06:12:26 -04:00
Filippo Scognamiglio 0191984c9e Add support for 16KB pages on Android. (#2019) 2026-05-22 17:19:44 -04:00
grant2258 45f7a7f89f Rom ignore (#2022) 
* add rom ignore

* fix gng romloads
 2026-05-22 14:42:55 -04:00
arcadez2003 30f9b3fad9 Merge pull request #2021 from GoodLuckTrying/master 
Adjust ROM REGION_GFX3 addresses for makknightc & makknightg files
 2026-05-20 15:29:58 +01:00
GoodLuckTrying (Wolfric) eb164a5d84 Adjust ROM REGION_GFX3 addresses for makknightc & makknightg files 2026-05-19 18:31:59 -04:00
mahoneyt944 4c5d7fb8bc Add files via upload 2026-05-19 14:04:04 -04:00
arcadez2003 fba48d2b5a Merge pull request #2020 from GoodLuckTrying/master 
Updating Goblins Artoria hacks to 1.1
 2026-05-18 23:30:08 +01:00
GoodLuckTrying (Wolfric) d9a26ac7e8 Updating Goblins Artoria hacks to 1.1 2026-05-18 16:14:48 -04:00
mahoneyt944 a4a02f8f26 Add files via upload 2026-05-15 03:00:48 -04:00
arcadez2003 5373e38e10 New one 2026-05-03 00:08:07 +01:00
arcadez2003 9b296d7990 ketikd 2007 2026-05-02 23:44:53 +01:00
arcadez2003 ab58a72ccf Add a rather special version of Ketsui Kizuna Jigoku Tachi 
IKD 2007 Special - 2007 Cave Matsuri Version
 2026-05-02 23:41:45 +01:00
4shpool 87a1286dfa Add files via upload (#2017) 2026-04-14 14:13:39 -04:00
arcadez2003 7d7fc6d9d6 Adventure Canoe fix dip switches (Wayder) 
Taken from manual
 2026-04-08 19:38:05 +01:00
mahoneyt944 872b935cef Add files via upload 2026-04-06 16:21:48 -04:00
GoodLuckTrying (Wolfric) 3da943f4bc Rename sets (#2016) 2026-04-04 10:49:48 -04:00
GoodLuckTrying (Wolfric) e7e9738f10 Fixing REGION_GFX2 for gngmaident (#2015) 2026-04-04 06:51:48 -04:00
mahoneyt944 5bffa186b7 Add files via upload 2026-04-02 22:39:16 -04:00
mahoneyt944 b22393988e Gng rom hacks (#2013) 
* Update gng.c

* Update driver.c

* Update .gitlab-ci.yml

* Update gng.c

* Update .gitlab-ci.yml

* Update .gitlab-ci.yml
 2026-04-02 22:31:06 -04:00
mahoneyt944 b36d10e1a9 Update .gitlab-ci.yml 2026-04-02 21:25:59 -04:00
Craig 6702ed3e8c libretro: add webOS to CI (#2014) 2026-04-02 21:21:34 -04:00
LibretroAdmin 9041a9e6ac Merge pull request #2012 from warmenhoven/warmenhoven/pr/linux-aarch64 
add linux-aarch64 build
 2026-03-31 02:44:43 +02:00
Eric WarmenhovenandClaude Opus 4.6 6db645cab6 add linux-aarch64 build 
Co-Authored-By: Claude Opus 4.6 (1M context) <[email protected]>
 2026-03-30 16:49:12 -04:00
arcadez2003 53453e5767 Adventure Canoe mention it can now be played in this core 2026-03-10 15:57:41 +00:00
tabudzandopenhands a8af95df1d Potential Vulnerability in Cloned Code (#2009) 
* Avoid free-before-initialize vulnerability in heap

* src/libFACL/stream_decoder.c : Fail safely to avoid a heap overflow.

A file provided by the reporters caused the stream decoder to write to un-allocated heap space resulting in a segfault. The solution is to error out (by returning false from read_residual_partitioned_rice_()) instead of trying to continue to decode.

Fixes: CVE-2014-9028
Reported-by: Michele Spagnuolo,
             Google Security Team <[email protected]>

---------

Co-authored-by: openhands <[email protected]>
 2026-03-07 13:49:52 -05:00
arcadez2003 01f5a03bb3 adcanoe fix player 1+2 inputs and add the service mode 
With thanks to dink
 2026-03-07 18:31:29 +00:00
mahoneyt944 3a69de934a Add files via upload 2026-02-27 07:57:04 -05:00
arcadez2003 e9249b97a8 Update driver.c 2026-02-24 23:39:05 +00:00
arcadez2003 95c5640969 New One Adventure Canoe By Taito 2026-02-24 23:35:44 +00:00
arcadez2003 b9b7bfaa2d Forgot one 2026-01-16 23:25:27 +00:00
arcadez2003 92f3b5de84 Just some recent WIP from my side 2026-01-16 23:20:50 +00:00
mahoneyt944 00b9562d8b Add files via upload 2026-01-14 03:05:55 -05:00
arcadez2003 9e119625ae Revert on https://github.com/libretro/mame2003-plus-libretro/commit/e784df7e3c2352f0885f983ea19a452a313ca343#diff-95593a8cc9cb2a6219f0bb66bfbad51d9021412b44ead88597c3db8a59c3da49 2026-01-05 19:33:07 +00:00
arcadez2003 e784df7e3c Possible fix for sprite bug 2026-01-03 20:44:15 +00:00
arcadez2003 bd5c1e12e3 dblewingb 2026-01-01 22:56:01 +00:00
arcadez2003 f1d057d593 Support Double Wings (ASIA) 2026-01-01 22:53:30 +00:00
arcadez2003 f6c6d9d3e4 Whoops 2025-12-30 23:55:00 +00:00
arcadez2003 4bba6ed207 Jammin 2025-12-30 23:36:19 +00:00
arcadez2003 5065fd21cf Merge pull request #2002 from libretro/arcadez2003-patch-3 
Just some WIP
 2025-12-30 23:33:46 +00:00
mahoneyt944 bcf5a63230 Add files via upload 2025-12-18 15:33:53 -05:00
grant2258 65314e3431 fix_ddragon_1 (#2004) 2025-12-18 14:32:04 -05:00
arcadez2003 b235c48df0 Fix some gfx niggles in the japan version of Camel Try [dink] 
Flickering text layer
 2025-12-13 23:30:04 +00:00
Flint 93f5620304 Fix potential buffer access in bitreader.c (#2003) 2025-12-13 06:39:00 -05:00
arcadez2003 731fe1119c Final sound clock freq 2025-12-12 19:14:43 +00:00
arcadez2003 ef7ac656f4 Remove unused roms 2025-12-11 22:23:23 +00:00
arcadez2003 a0fbe9244f reclock YM2151 2025-12-11 21:21:37 +00:00
arcadez2003 d035ea07d0 Just some WIP 2025-12-11 14:03:32 +00:00
arcadez2003 26cc26baf1 Merge pull request #2001 from libretro/arcadez2003-patch-2 
Update driver.c
 2025-12-10 22:29:57 +00:00
arcadez2003 ddfdc07803 Merge pull request #2000 from libretro/arcadez2003-patch-1 
Double Dragon One add more demo and beta versions
 2025-12-10 22:29:40 +00:00
arcadez2003 b426945e65 Update driver.c 2025-12-10 14:00:26 +00:00
arcadez2003 25fba78bcb Double Dragon One add more demo and beta versions 2025-12-10 13:49:42 +00:00
arcadez2003 0e8de267b7 Try using the raster machine call for doubled1 2025-12-10 12:08:22 +00:00
arcadez2003 f970c1ceba Try a couple of things 2025-12-10 00:36:26 +00:00
arcadez2003 1b67618d3c saurnfrnt 2025-12-05 19:39:40 +00:00
arcadez2003 8a37a04db6 Let's support Saurian Front (prototype) 
MAMEDev, DU
 2025-12-05 19:37:43 +00:00
arcadez2003 e58d3285f4 ffs it's eye not eve :) 2025-12-02 22:23:34 +00:00
arcadez2003 0486855fed Well it's been 6 months 2025-12-02 22:12:16 +00:00
arcadez2003 826e3630f4 teot 2025-12-02 22:04:45 +00:00
arcadez2003 db27e4e4ff New Working The Eye Of The Typhoon 2025-12-02 22:01:49 +00:00
mahoneyt944 198f6aa08c Add files via upload 2025-12-02 04:08:41 -05:00
arcadez2003 62c7089644 doubled1 2025-11-13 21:20:54 +00:00
arcadez2003 e2e9f71ae7 New Working Double Dragon One (Beta) 
La Casa De Ruivo / Neo Byte Force
 2025-11-13 21:18:51 +00:00
arcadez2003 dbd33ad168 Actually this is correct for this core both games are fine 2025-11-12 21:23:09 +00:00
arcadez2003 7e2d046e91 Revert on previous commit 
As it broke both Charlie Ninja and Osman
 2025-11-12 20:48:52 +00:00
mahoneyt944 870e8ba3fa Align notes 2025-10-05 16:15:49 -04:00
mahoneyt944 59b8a9fb06 Update segas32.c 2025-09-30 02:12:38 -04:00
mahoneyt944 48114cea1c Slight clean 2025-09-30 02:09:28 -04:00
mahoneyt944 a4239124d4 Cleanup (#1993) 
* Update segas32.c

* Update .gitlab-ci.yml

* Update segas32.c

* Update .gitlab-ci.yml
 2025-09-20 14:21:46 -04:00
mahoneyt944 eb6fd2ada2 Segas32 fix NBG0 - NBG3 layer flip (#1992) 2025-09-20 11:48:27 -04:00
mahoneyt944 95803f09cd Segas32 fix text flip 2025-09-16 15:18:18 -04:00
mahoneyt944 1e2be66646 Cleanup 2025-09-10 08:43:07 -04:00
mahoneyt944 1a97128775 Add files via upload 2025-09-09 12:51:46 -04:00
arcadez2003 5af62b9ed8 Missed a bit 2025-09-02 23:59:39 +01:00
arcadez2003 798e3c88aa FFS add the decrypt table 2025-09-02 23:54:05 +01:00
arcadez2003 28cd83e14c ddp2 2025-09-02 23:38:50 +01:00
arcadez2003 03b6f6862e ddp2 decrypt 2025-09-02 23:36:59 +01:00
arcadez2003 c15a7890ce Not working DoDonPachi II - Bee Storm 
Added ddp2 hooked up inputs decryption and arm7
bypass hacks the game will play until halfway through level 1
 2025-09-02 23:35:01 +01:00
mahoneyt944 250d22b0cb Update video.c (#1987) 2025-08-26 13:08:13 -04:00
arcadez2003 7cd497bf48 Merge pull request #1986 from grant2258/segac2 
fix up Shuifeng
 2025-08-24 13:43:55 +01:00
Grantonius maximus 0cc00a2d7d fix up Shuifeng 2025-08-24 13:39:20 +01:00
mahoneyt944 3f778c3a06 Add files via upload 2025-08-20 03:53:48 -04:00
arcadez2003 2761fabad1 Try to fix build 2025-08-19 21:29:06 +01:00
arcadez2003 0cd66be68c shuifeng and songjang 2025-08-19 21:18:27 +01:00
arcadez2003 c29b4eabe8 WIP add a couple of bootlegs to segac2 2025-08-19 21:14:25 +01:00
markwkidd d69dd909bc add bulbobr to hiscore bubble bobble clone list (#1984) 2025-08-15 07:43:26 -04:00
arcadez2003 04fb75e4f1 Might as well mention the new one 2025-06-28 20:11:58 +01:00
mahoneyt944 145a8ef321 Add files via upload 2025-06-24 15:53:09 -04:00
arcadez2003 45b4158fbd Merge pull request #1982 from grant2258/align 
line mouse up a bit wasnt too far off
 2025-06-24 14:49:48 +01:00
Grantonius maximus 933050f39a line mouse up a bit wasnt too far off 2025-06-24 13:02:23 +01:00
arcadez2003 a29811e60e Merge pull request #1981 from 4shpool/master 
Thankyou as always
 2025-06-22 13:56:25 +01:00
4shpool f4f2ba3f76 Add files via upload 
various changes
 2025-06-22 13:58:59 +02:00
arcadez2003 ada3b0c61f Target Hits / Quick Shots screen size and layer offsets 2025-06-17 22:04:47 +01:00
arcadez2003 2ddba63b3e Attempt to fix screen size and layer offsets 2025-06-17 22:03:38 +01:00
arcadez2003 c369a8a8fd Revert on test 2025-06-15 20:30:44 +01:00
arcadez2003 73d01a5dbb Test 2025-06-15 15:52:45 +01:00
arcadez2003 8def4b0202 LG's are reversed for Player 2 2025-06-14 20:48:51 +01:00
arcadez2003 09e84fe557 quickshts 2025-06-13 21:06:05 +01:00
arcadez2003 57af2900d6 WIP add support for QuickShots to targeth.c 2025-06-13 21:03:10 +01:00
mahoneyt944 c478eae748 Update .gitlab-ci.yml 2025-05-16 23:10:07 -04:00
mahoneyt944 caecdc1151 Update .gitlab-ci.yml 2025-05-16 23:09:44 -04:00
mahoneyt944 a3f85258e1 Cleanup menu 2025-05-16 17:03:45 -04:00
mahoneyt944 d3e5487008 Redefinition (log2) 2025-05-08 14:09:15 -04:00
mahoneyt944 decf81ee5d Unused redefinition (log2) 2025-05-08 13:58:37 -04:00
mahoneyt944 c557dee176 More redefinitions (ROM_LOAD64_WORD) 2025-05-08 13:37:43 -04:00
mahoneyt944 aa8c681b15 Fix redefinition msvc 2025-05-08 13:10:30 -04:00
grant2258 e7d1a6ecc1 Tidy (#1971) 
* address cast issues and fix static ports not working properly

* remove duplicat from testing

* silence warnings

* undo this test was slower

* silence warnings and fix an easy typo to miss
 2025-05-03 15:44:27 -04:00
arcadez2003 b3a1d08946 Updatey 2025-05-02 23:11:55 +01:00
mahoneyt944 c1de17eb54 Add files via upload 2025-05-02 12:28:00 -04:00
arcadez2003 925e165981 gladmort 2025-05-01 19:40:28 +01:00
arcadez2003 c39cef083b New Working Gladmort NeoGeo 2025-05-01 19:38:15 +01:00
mahoneyt944 c7cb4c4af9 Add files via upload 2025-04-24 21:19:35 -04:00
arcadez2003 04fa16be53 Updatey Mcdatety 2025-04-23 23:19:45 +01:00
arcadez2003 53fca33a3b Once again hookup the M68705 mcu for Taito's Field Day 2025-04-23 23:06:29 +01:00
arcadez2003 f307165454 Whoopsy revert on this 2025-04-23 22:37:44 +01:00
arcadez2003 69ea4c48ae Hookup the M68705 protection MCU for Taito's Field Day 2025-04-23 22:23:09 +01:00
mahoneyt944 ac2e805b22 Add files via upload 2025-04-19 22:56:18 -04:00
mahoneyt944 d11a112920 Shinobi OST extend level clear music slightly 2025-04-18 12:28:29 -04:00
mahoneyt944 0de5b2f6fa Shinobi OST Support (#1969) 2025-04-18 05:12:16 -04:00
mahoneyt944 c58dedb458 Add files via upload 2025-04-17 21:42:25 -04:00
arcadez2003 c2128c3e82 victnine 2025-04-16 23:59:37 +01:00
arcadez2003 7b705ae172 victnine video 2025-04-16 23:57:13 +01:00
arcadez2003 3d12f13318 victnine add mcu sim 2025-04-16 23:56:26 +01:00
arcadez2003 a2edd51b13 Finish off the flstory driver add in the missing game 
0.82u2: BUT added 'Victorious Nine' (Taito 1984).

14th July 2002: Guru - Victorious Nine (Taito 1984) arrived and have been dumped. The Dumping Project wishes to thank the people who have contributed funds or PCBs or dumps, or at least offered them, to the project so far.
 2025-04-16 23:55:08 +01:00
arcadez2003 a2b81fa548 Attempt to fix the "reset damage" cheat option 2025-04-16 15:50:12 +01:00
arcadez2003 666803b277 nycaptor, pri issue. fix spot 22, missing enemy in doorway [dink] 2025-04-16 14:51:36 +01:00
mahoneyt944 d76b3b7c40 Keep these for now 2025-04-16 05:08:07 -04:00
mahoneyt944 0afd3c56c9 OST Cleanups (#1967) 2025-04-15 16:55:45 -04:00
mahoneyt944 605eaa0dbe Update rf5c68.c 2025-04-08 13:57:57 -04:00
mahoneyt944 2e9c416450 Update rf5c68.c 2025-04-08 13:57:14 -04:00
mahoneyt944 4d0b821825 Use truncf again 2025-04-08 12:15:21 -04:00
grant2258 2b5fc26ee6 fix for plus (#1965) 2025-04-07 22:13:01 -04:00
grant2258 f8ca33c3fb fix rf5c68 and keep both compilers happy without workarounds (#1964) 
* fix rf5c68 and keep both compilers happy without workarounds

* fix panning for stereo
 2025-04-06 19:18:57 -04:00
arcadez2003 fa5277dd98 Mention the fix for Risky Challenge / Gussun Oyoyo 2025-04-07 00:09:01 +01:00
arcadez2003 5cd24817c9 Remove redundant code 2025-04-06 20:49:38 +01:00
mahoneyt944 1fa8c3ebcf Add files via upload 2025-04-05 18:48:18 -04:00
mahoneyt944 4659e0ec0f OST - add stereo to installer 2025-04-05 18:37:08 -04:00
mahoneyt944 fea2b1091a OST - Clean machine drivers 2025-04-05 17:22:36 -04:00
arcadez2003 f4782d9cbb Whoops wrong driver :) 2025-04-05 20:00:52 +01:00
arcadez2003 60b18093f8 Switch the M90 driver to use the new style Irem CPU decryption 
This makes Risky Challenge / Gussun Oyoyo fully playable
 2025-04-05 19:59:31 +01:00
arcadez2003 58764e9840 FetchOP now handled directly via nec.c 2025-04-05 19:18:33 +01:00
arcadez2003 5b1af7ead8 A proper fix for Risky Challenge / Gussun Oyoyo 
Handle the brkn instructions in the correct way
 2025-04-05 19:17:04 +01:00
mahoneyt944 a9e700649e Undo latest changes (#1961) 
* Update rf5c68.c

* Update op2.c

* Update v60.c
 2025-04-05 08:02:16 -04:00
mahoneyt944 0244587c0a Revert "Fix the rf5c68 another way" (#1960) 
This reverts commit 4df08f4096.
 2025-04-05 07:23:07 -04:00
mahoneyt944 2e3cc1d434 Include math v60.c 2025-04-04 15:36:48 -04:00
mahoneyt944 da2832c302 Apply RDI rounding control 2025-04-04 15:23:53 -04:00
mahoneyt944 bac1626f65 Allow OST to reset (#1959) 2025-04-03 15:44:20 -04:00
mahoneyt944 12d25f3872 Try 2025-04-02 07:40:33 -04:00
mahoneyt944 5aaeebb791 Revert, still errors msvc. 2025-04-02 02:41:41 -04:00
mahoneyt944 6580600e3a Try 2025-04-02 02:29:26 -04:00
grant2258 5bb27497c5 make gcc/clang fail like mscv does (#1958) 2025-04-02 02:15:58 -04:00
mahoneyt944 d4cbcad0a0 Revert 2025-03-28 14:15:25 -04:00
grant2258 8c9d48347c Update Makefile (#1957) 
error the same way msvc does on buildbot so we know about these errors when compiling locally and generally cause less issues all in.
 2025-03-28 13:53:32 -04:00
grant2258 4df08f4096 Fix the rf5c68 another way (#1956) 
* rob peter to pay paul

* white space
 2025-03-27 22:08:40 -04:00
grant2258 c0f2066ae3 back in the time machine compiler support (#1954) 
* back in the time machine compiler support

* white space
 2025-03-25 20:48:43 -04:00
arcadez2003 af6022eba8 Merge pull request #1953 from grant2258/testing 
silence msvc
 2025-03-25 22:49:07 +00:00
Grantonius maximus 93d38a487e sound fixes 2025-03-25 18:49:15 +00:00
Grantonius maximus 4e1cc83e73 sound fixes 2025-03-25 18:45:46 +00:00
grant2258 7908a5eaf0 sound fixes (#1952) 
* sound fixes

* Update ost_samples.c
 2025-03-25 12:26:36 -04:00
mahoneyt944 1112627984 Fix moonwlkb volume 2025-03-25 01:46:32 -04:00
Apaczer a5bb1f4425 Makefile: platform=miyoo ->USE_CYCLONE & USE_DRZ80 (#1949) 
also `-fno-PIC`
 2025-03-18 21:25:14 -04:00
arcadez2003 ea05ce215a Try something pure mental :) 2025-03-15 23:12:39 +00:00
arcadez2003 5529775a36 Fix some gfx niggle for Asura Buster 2025-03-15 22:09:42 +00:00
arcadez2003 e590112a6a Revert on https://github.com/libretro/mame2003-plus-libretro/commit/95b69c731bf4d9df538df21701847e30748876ce 2025-03-15 19:50:04 +00:00
arcadez2003 95b69c731b Hook up the sound in the correct way 2025-03-15 19:37:51 +00:00
mahoneyt944 38d400c11e Rename cpu_pause more accurately to mame_pause 2025-03-14 03:00:35 -04:00
arcadez2003 0ce322f784 Angel Kids and Space Position up the volume levels 2025-03-10 22:54:13 +00:00
arcadez2003 f40e11ed06 Extreme Downhill fix crash at the end of the game 2025-03-05 23:51:56 +00:00
grant2258 2a1b904154 update common (#1946) 2025-03-04 02:40:03 -05:00
grant2258 936133fa31 update soundcore (#1945) 2025-03-03 14:27:07 -05:00
arcadez2003 fd6c469d7f wolffang 2025-03-02 20:39:39 +00:00
arcadez2003 1225d5cab1 Add japanese version of Rohga Armour Force 
It doesn't have certain protection related issues..
https://mametesters.org/view.php?id=3480
 2025-03-02 20:37:16 +00:00
arcadez2003 40476ed855 Hmm 2025-03-02 20:19:52 +00:00
arcadez2003 5f14197c94 FFS where did that gap come from :) 2025-03-02 20:18:38 +00:00
arcadez2003 50b963e8f3 Nmk16 gfx niggles fixed 2025-03-02 20:14:39 +00:00
arcadez2003 aa7ce81f6e Fix gfx niggles in 4 nmk16 games 
MAME 89.u6

Pierpaolo Prazzoli uddated the nmk16 video:
Added sprites priorities (still few problems with priority = 0)

Fixed raphero background all levels and mmacros2 background level 2, Fixed manybloc (added scrolls, fixed background gfx)
Added background banking in acrobatm fixes level 3 boss
 2025-03-02 20:12:12 +00:00
arcadez2003 4893b3f744 Merge pull request #1943 from carlosefr/mrdo_volume 
Lower volume in Mr. Do! to avoid clipping
 2025-02-28 21:16:16 +00:00
Carlos Rodrigues 86009afa16 Lower volume in Mr. Do! to avoid clipping 2025-02-28 19:55:10 +00:00
Apaczer 558ef7258f cyclone: use HAVE_ARMv6 flag for backward asm compatibility (#1922) 2025-02-25 05:46:17 -05:00
mahoneyt944 ec335d3a61 shtngmst fix gun HS entry 2025-02-11 16:43:13 -05:00
arcadez2003 989e6c14bc Tidy up 2025-02-10 20:34:10 +00:00
arcadez2003 e3197d28cc Credits and stuff 2025-02-10 20:05:55 +00:00
mahoneyt944 bc53de2590 Add files via upload 2025-02-10 10:59:02 -05:00
grant2258 656c4c4341 add arcades squix updates 2025-02-10 08:40:22 -05:00
mahoneyt944 9efe0b7af8 shtngmst more improvement 2025-02-10 05:30:03 -05:00
mahoneyt944 0b630c106a Improve shtngmst some 2025-02-09 11:25:44 -05:00
mahoneyt944 bbf93723ac Add files via upload 2025-02-08 14:39:43 -05:00
mahoneyt944 3cd3740515 shtngmst preliminary support - still graphical issues to sort 2025-02-08 14:01:34 -05:00
arcadez2003 82c214ba5e Updatey 2025-02-04 23:13:04 +00:00
mahoneyt944 191b588dff Add files via upload 2025-01-31 14:37:22 -05:00
mahoneyt944 b10f326a72 Space wars reset playfield button 2025-01-30 01:54:47 -05:00
grant2258 7c239b1429 fix pengo attact (#1931) 2025-01-29 12:26:22 -05:00
arcadez2003 ef52c07615 Merge pull request #1930 from grant2258/master 
update pengo sets and add missing
 2025-01-28 22:35:30 +00:00
Grantonius maximus 1bf1aff46e update xml 2025-01-28 22:30:36 +00:00
Grantonius maximus a2a0b4faa3 dont need this 2025-01-28 22:28:00 +00:00
Grantonius maximus d58829ab3b update pengo sets 2025-01-28 22:22:55 +00:00
arcadez2003 2b709bcf70 bublbust 2025-01-28 22:03:09 +00:00
arcadez2003 beb3b9f226 New Working Bubble Buster 
With thanks to FBN
 2025-01-28 22:01:12 +00:00
Carlos Rodrigues 2cbe2659ad Updates the description for the four_way_emulation core option (#1929) 
The previous description does not accurately reflect what this option does in practice, and can be misleading.
 2025-01-26 17:29:18 -05:00
mahoneyt944 90ae4b521b Align map, clean, missing reads (#1927) 
* Update megasys1.c

* Update megasys1.c
 2025-01-26 10:10:08 -05:00
arcadez2003 dfc557cbad Revert https://github.com/libretro/mame2003-plus-libretro/commit/f691beea3be534b638770cc96195237d5ac06a65 2025-01-25 23:17:48 +00:00
arcadez2003 f691beea3b Data East's Breywood / shackled fix crash if you enter secret door on level 12 2025-01-25 21:02:50 +00:00
arcadez2003 100b135223 Merge pull request #1926 from grant2258/fix 
fix chimerab and 64 to work on the same memory map
 2025-01-25 20:58:38 +00:00
Grantonius maximus fa588eea44 fix chimerab and 64 to work on the same memory map 2025-01-25 18:26:24 +00:00
mahoneyt944 cea00d3aa5 Clean 2025-01-24 05:05:57 -05:00
grant2258 e8d87e9db1 fix vaportra for mr arcadez (#1924) 2025-01-24 04:59:04 -05:00
mahoneyt944 ece4dea4fd Detail resolution change 2025-01-24 04:24:23 -05:00
mahoneyt944 e70655ce44 Use old memory map for Chimera Beast for now 2025-01-23 00:32:19 -05:00
grant2258 cbe5872688 fix 64street attract (#1921) 
* fix 64street attract

* add mahoneyt944 mapping back

* add mahoneyt944 mapping back
 2025-01-21 19:04:24 -05:00
arcadez2003 48d8b87c9a Revert on commit 90cdced 2025-01-21 19:09:56 +00:00
arcadez2003 3989fc7e1c Caveman Ninja all sets barring the USA have this dip option 
If turned on the Life Meter will be fully restored when Big Boss is Defeated at the end of each level.
 2025-01-20 20:49:32 +00:00
arcadez2003 ac1346d264 Fix protection simulation for Data East's Express Raider 
0.104u5: Pierpaolo Prazzoli fixed Express Raider protection. This fixes on the second level, there aren't enough enemies available to shoot to progress to the next stage.
 2025-01-20 20:22:47 +00:00
arcadez2003 90cdced290 Attempt to fix broken attract mode in 64th Street and Chimera Beast 2025-01-20 20:08:04 +00:00
arcadez2003 98b21c864e Mention some recent fixes 2025-01-19 23:50:31 +00:00
mahoneyt944 fc802d496d Slyspy ram 2025-01-19 17:02:04 -05:00
arcadez2003 084885f9aa surely this time 2025-01-19 19:40:26 +00:00
arcadez2003 23928f5e4a fix build 2025-01-19 19:24:16 +00:00
arcadez2003 5b2782e5b7 Data East's Secret Agent / Sly Spy add RNG protection emulation 
Emulated Sly Spy RNG device at $31c00d. This makes gameplay behave very differently than before, game extensively uses this port to mix up stuff especially with the bosses. [Angelo Salese]
 2025-01-19 19:12:18 +00:00
grant2258 0fcccae96e fix ddribble (#1917) 2025-01-13 02:47:12 -05:00
4shpool 61305d6032 4 entries added (#1915) 2025-01-10 22:35:18 -05:00
arcadez2003 aee3dac97c Fix some gfx issues with SNK's Joyful Road / Munch Mobile 
0.130u4: Munch Mobile improvements [Roberto Zandona]: Implemented priorities. Removed unnecessary tile index check.

0.96: QWERTY fixed graphics in Joyful Road.
 2025-01-06 22:16:48 +00:00
arcadez2003 dd6a6e5041 Mention the new stuff 2025-01-02 20:15:45 +00:00
mahoneyt944 ab4c818d75 Add files via upload 2025-01-01 18:11:57 -05:00
arcadez2003 38a426d27d captain barrel 2025-01-01 12:34:24 +00:00
arcadez2003 79a094df21 New working Captain Barrel 
2024 NeoByteForce
 2025-01-01 12:32:44 +00:00
mahoneyt944 aaf1a95728 Add files via upload 2024-12-29 11:38:41 -05:00
arcadez2003 564b73c513 Merge pull request #1914 from grant2258/cencourt 
2 new working games
 2024-12-29 14:53:50 +00:00
Grantonius maximus 61c9d71fa1 2 new working games 2024-12-29 10:29:58 +00:00
mahoneyt944 1fe0821faa Still WIP, don't invert 2024-12-25 19:36:14 -05:00
arcadez2003 5ca1a2d01f cencourt 2024-12-23 14:02:09 +00:00
arcadez2003 4eb7f7cbce WIP add Centre Court clone of Passing shot 2024-12-23 13:58:05 +00:00
mahoneyt944 75853b49e6 Single render title fight kludge 2024-12-22 10:07:29 -05:00
mahoneyt944 0b461178ad Update segas32.c (#1911) 2024-12-20 03:56:01 -05:00
mahoneyt944 445fa5fec6 Update segas32.c 2024-12-19 18:33:52 -05:00
mahoneyt944 ac4fe980fa Title Fight simplify kludge 2024-12-19 17:34:27 -05:00
mahoneyt944 4089958aeb Add files via upload 2024-12-17 15:35:31 -05:00
mahoneyt944 689fa63dc8 Use sim for now for performance. (#1909) 2024-12-16 18:08:43 -05:00
mahoneyt944 206a22a875 Rework v25 hookup, arabfgt still using simulation for now (#1908) 2024-12-16 12:41:31 -05:00
mahoneyt944 465e91a8d3 Ga2 use protection cpu [arcadez] 2024-12-15 15:29:54 -05:00
mahoneyt944 3251db24cf Driver init clean 2024-12-14 13:35:43 -05:00
mahoneyt944 3448ee617b Brival prot typo? (#1906) 2024-12-13 06:11:08 -05:00
mahoneyt944 664e176cb0 Zeropnt / Zeropnt2 Gun fix - reload 2024-12-11 15:39:32 -05:00
mahoneyt944 bd51bc81b8 Hack to enter coins easier 2024-12-11 13:11:37 -05:00
mahoneyt944 47d6b272b8 Remove static and init variable 2024-12-10 00:05:04 -05:00
grant2258 7283fb9ab7 fix timing up (#1902) 2024-12-09 12:03:36 -05:00
grant2258 3fc99dfd31 fix system18 vdp hamaway now has propper colours (#1903) 2024-12-09 12:02:25 -05:00
Rudi Heitbaum 4a9aec73e5 fix build with gcc 15 (#1900) 
dont overwrite the system declarations of the f functions, prefix the
fubctions with l_ denoting that they are local.

Signed-off-by: Rudi Heitbaum <[email protected]>
 2024-12-08 09:32:59 -05:00
mahoneyt944 f9919eee24 Typo 2024-12-07 19:43:08 -05:00
mahoneyt944 1d144fc476 Fix radr map select with opaque hack 2024-12-07 14:12:44 -05:00
mahoneyt944 8781823ff8 Add files via upload 2024-12-05 15:55:38 -05:00
arcadez2003 ab1276f90d Merge pull request #1896 from grant2258/dac 
add speech and other fixes to dfjail
 2024-12-05 19:37:25 +00:00
Grantonius maximus 5dba741f7a hook up speech and other fixes 2024-12-05 14:47:18 +00:00
mahoneyt944 6d469936e2 Resolution change when zooming 2024-12-04 09:47:55 -05:00
mahoneyt944 0ef78a9a4e Add files via upload 2024-12-03 23:36:27 -05:00
Grantonius maximus 329f28e34b start working on dfjail dac 2024-12-03 21:39:06 +00:00
grant2258 19fac219f3 Segas16b add dfjail (#1894) 
* add dfjail

* mark imperfect sound, will get to fixing it
 2024-12-01 15:08:11 -05:00
arcadez2003 63614309dd Fix some gfx niggles with Seibu's Dead Angle 
added missing text layer disable, fixes missing text flickering at game start [David Haywood, Corrado Tomaselli]
 2024-11-26 23:26:26 +00:00
mahoneyt944 b73691f933 Safeguard macro 2024-11-26 05:06:00 -05:00
mahoneyt944 1650537bf6 Update segas32.h 2024-11-22 08:43:27 -05:00
mahoneyt944 2063e86f23 Update segas32.h 2024-11-22 08:42:41 -05:00
mahoneyt944 74f4296b0f Update segas32.c 2024-11-21 02:27:09 -05:00
mahoneyt944 b79faa11ef Harddunk kludge attract mode background (#1891) 
* Update segas32.c

* Update segas32.h
* Update segas32.c
 2024-11-21 02:18:25 -05:00
mahoneyt944 b340ce492d Revert "Wrap tilemap - fix harddunk background in attract" (#1890) 
This reverts commit fd4932189d.
 2024-11-21 01:08:23 -05:00
mahoneyt944 fd4932189d Wrap tilemap - fix harddunk background in attract 2024-11-20 14:20:44 -05:00
mahoneyt944 f903e2e110 Cleanup (#1888) 2024-11-19 15:10:24 -05:00
4shpool b00ea1c957 Add files via upload (#1887) 
2 entries added
 2024-11-19 00:08:24 -05:00
arcadez2003 523f6bc471 Mention Title Fight gfx and sound improvements. 2024-11-18 23:45:43 +00:00
mahoneyt944 b7596f26f2 Clean 2024-11-15 15:26:31 -05:00
mahoneyt944 fda76d238d Simplify visible area 2024-11-15 04:52:10 -05:00
mahoneyt944 3b8fd05b7f Update multipcm.c 2024-11-14 13:26:37 -05:00
mahoneyt944 3545ffa17d Reset multipcm 2024-11-14 13:25:01 -05:00
mahoneyt944 2f8ebc37ad Restore register 2024-11-13 18:52:01 -05:00
mahoneyt944 627eb92a58 Clean2 2024-11-13 14:43:41 -05:00
mahoneyt944 8df15d2726 Clean 2024-11-13 12:05:36 -05:00
mahoneyt944 59329d99c2 Use multipcm_set_bank 2024-11-13 05:56:05 -05:00
mahoneyt944 d290c6573f Add files via upload 2024-11-12 13:59:46 -05:00
4shpool 7bc63c35e0 Add files via upload (#1881) 
2 entries added, one corrected
 2024-11-12 12:10:56 -05:00
arcadez2003 e97cd0d6e2 Fix Irem dynablaster decryption table (fixes bbmanw raster effect) [wickerwaka] 2024-11-11 23:09:04 +00:00
mahoneyt944 c86232158c Fix scross engine sounds missing - dink 2024-11-11 06:38:51 -05:00
mahoneyt944 90f5941078 Test sound changes for titlef 2024-11-10 23:15:04 -05:00
arcadez2003 ba1a04bfef Revert on last commit 2024-11-10 14:08:25 +00:00
mahoneyt944 7a8876bba7 Revert "Fix max geometry" (#1879) 
This reverts commit 8daf4bcd9b.
 2024-11-10 02:50:15 -05:00
mahoneyt944 8daf4bcd9b Fix max geometry 2024-11-10 00:02:42 -05:00
arcadez2003 44062887a6 Attempt to Fix Sonic 3 palette issues. 2024-11-10 00:00:16 +00:00
arcadez2003 5ff6e11472 Credit 2024-11-09 22:52:15 +00:00
arcadez2003 2fbb6b7230 Updatey 2024-11-09 22:28:25 +00:00
arcadez2003 83eb31b093 Tag Sonic 3 as having imperfect gfx 2024-11-09 22:24:09 +00:00
mahoneyt944 094f896dbd Update segas32.c 2024-11-09 16:02:33 -05:00
mahoneyt944 9965d14d88 Simplify 2024-11-08 13:50:41 -05:00
mahoneyt944 4b0a347a56 Title Fight patch ending credits 2024-11-08 10:15:41 -05:00
mahoneyt944 fb9550dc7c Optimize 2024-11-06 08:29:43 -05:00
mahoneyt944 34ebf55a63 Update segas32.c 2024-11-04 19:19:14 -05:00
mahoneyt944 fa5877d00f Improve title fight kludge and fix minor dual monitor bug (#1873) 2024-11-04 18:56:00 -05:00
grant2258 3352d872b1 add sf2mix 1.3 (#1872) 2024-11-03 17:05:32 -05:00
mahoneyt944 cfb86a37f3 Typo 2024-11-03 10:13:30 -05:00
arcadez2003 883b14f2b7 twinktmb 2024-11-03 14:18:53 +00:00
arcadez2003 b3caefeed3 Add Twinkle Tale Megadrive Arcade Bootleg 
It will have coin issues like Jurassic Park bootleg
 2024-11-03 14:14:48 +00:00
mahoneyt944 e915f1ed77 Add files via upload 2024-11-01 20:26:43 -04:00
arcadez2003 e6802571c6 jparkmb 2024-11-01 23:19:31 +00:00
arcadez2003 8338ca7626 Add Jurrasic Park Megadrive arcade bootleg 
Might not work we'll see
 2024-11-01 23:17:14 +00:00
mahoneyt944 5cd6c6a192 Slight improvement (#1869) 2024-11-01 11:24:49 -04:00
mahoneyt944 81333f3e52 Try 2024-11-01 10:35:01 -04:00
arcadez2003 4c2e4460bb Attempt to make the data call UINT8 2024-11-01 14:09:58 +00:00
mahoneyt944 76db9b75c3 Update segac2.c 2024-11-01 09:34:54 -04:00
mahoneyt944 9717fc0f2b Fix redefinition 2024-11-01 09:26:17 -04:00
arcadez2003 6052f9e4d3 Try it this way 2024-11-01 13:21:07 +00:00
arcadez2003 9511d7fa8f Fix it 2024-11-01 12:58:05 +00:00
arcadez2003 0da03f2489 sonic3mb 2024-11-01 12:50:33 +00:00
arcadez2003 505010fe51 Add support for Sonic The Hedgehog 3 Arcade Bootleg 2024-11-01 12:47:02 +00:00
mahoneyt944 96bf3d2d73 Update segas32.c 2024-10-31 18:51:02 -04:00
mahoneyt944 dd862a8b54 Segas32 title fight kludge, improved graphics 2024-10-31 18:32:51 -04:00
mahoneyt944 c994b0584d Segas32 fix extents error 2024-10-18 05:31:58 -04:00
mahoneyt944 6009a8ed48 Cleanup 2024-10-10 06:16:02 -04:00
mahoneyt944 5304594287 Multi32 fix aspect ratio (#1865) 2024-10-09 08:44:31 -04:00
arcadez2003 63d5c26b58 A wee mention 2024-10-05 23:57:24 +01:00
mahoneyt944 8db6d05653 Multi32 simplify monitor select 2024-10-04 16:23:09 -04:00
arcadez2003 c9428ec1c1 Merge pull request #1861 from libretro/arcadez2003-patch-1-1 
Gfx improvements for Magical Cat Adventure and Nostradamus
 2024-10-04 10:19:24 +01:00
arcadez2003 b6f99029dd Gfx improvements for Magical Cat Adventure and Nostradamus 
Magical Cat Adventure

0.111u4: David Haywood added missing linescroll effect to Magical Cat Adventure. It can be seen in action on the first levels.

15th January 2007: David Haywood - I've added the missing linescroll to the Magical Cat Adventure driver, it's actually used in most levels for various little effect. Thanks to kold666 for the report at MAMEtesters.

Nostradamus

0.111u4: David Haywood added missing linescroll effect to Nostradamus. It can be seen in action on the first levels.
 2024-10-02 23:34:44 +01:00
mahoneyt944 9221b2f66d DAT magic cleanup 2024-09-26 12:08:30 -04:00
mahoneyt944 3aa773e2a4 Add files via upload 2024-09-09 11:03:54 -04:00
arcadez2003 76830b0644 Mention Final Lap 2 + 3 are now playable 2024-09-08 23:16:00 +01:00
arcadez2003 404be42674 Remove not working flags for Final Lap 2 + 3 as both play now 2024-09-08 22:49:44 +01:00
mahoneyt944 3988b35060 Update segas32.c (#1858) 2024-09-08 10:27:06 -04:00
arcadez2003 4092d12132 Fix bad oversised sprites in Final Lap 2+3 and Suzuka 8H 1+2 2024-09-06 21:13:31 +01:00
arcadez2003 c6250585b8 Hookup the road colour clut proms for Final Lap and Suzuka 8H games 
Also added one for Four Trax
 2024-09-06 20:54:02 +01:00
arcadez2003 c90157bdc0 prelim code to handle road proms for final lap 2+3 and Suzuka 8h 2024-09-06 20:34:56 +01:00
4shpool 5f5e325987 8 titles added, 4 renamed and 1 removed (#1857) 
* Add files via upload

added thndrbld1 to catver

* Add files via upload

Added 8 entries, renamed 4 and removed 1
 2024-09-05 22:50:24 -04:00
mahoneyt944 c24656582d Draw screen in pause 2024-09-04 18:46:57 -04:00
mahoneyt944 6135089740 Fix null entry 2024-09-04 11:26:59 -04:00
arcadez2003 9b359c8a21 Add the proper sprite roms for Final Lap 2 2024-09-02 20:11:35 +01:00
mahoneyt944 1b448cefe8 Add files via upload 2024-09-02 12:00:46 -04:00
arcadez2003 27f6fd58d0 Tag Dragon Saber as having imperfect Gfx 2024-09-02 14:16:48 +01:00
arcadez2003 03f92aa4e2 FFs cnd was ban the bomb 2024-09-01 20:31:16 +01:00
arcadez2003 647045487e Attempt to fix build errors 2024-09-01 20:29:43 +01:00
arcadez2003 4e37a655f3 Improve the starfield emulation for the CPS1 games that use it 
Strider etc etc should look nicer now stars wise
 2024-09-01 20:08:29 +01:00
mahoneyt944 7d4e2ccc01 Fix 2024-08-28 09:53:55 -04:00
arcadez2003 8e504dda18 Merge pull request #1852 from grant2258/polepos 
polepos sample tweak
 2024-08-27 21:46:02 +01:00
Grantonius maximus 28a3bcc3db polepos sample tweak 2024-08-27 21:13:52 +01:00
mahoneyt944 4986bd37b3 Add files via upload 2024-08-25 09:53:01 -04:00
arcadez2003 77808fade3 Merge pull request #1851 from grant2258/namcos 
update namoc52 and namco54 to mame 091 and tweak polepos sample
 2024-08-24 23:47:58 +01:00
Grantonius maximus 8297da7659 fix namcos54 and polepos sample 2024-08-24 14:31:58 +01:00
mahoneyt944 f6c88f7391 Add files via upload 2024-08-23 02:46:33 -04:00
arcadez2003 1ad788fe88 Mention the new game and some other fixes 2024-08-22 20:17:04 +01:00
arcadez2003 cf2f727441 knightsch 2024-08-22 19:58:25 +01:00
arcadez2003 eccf3f5a1c New working knights Chance [NeoGeo] 2024-08-22 19:56:07 +01:00
mahoneyt944 931741d4ba Add files via upload 2024-08-22 10:47:36 -04:00
mahoneyt944 9234555754 Fix pause feature 2024-08-22 09:36:51 -04:00
Grantonius maximus 994829d390 remove old code not needed 2024-08-22 12:21:54 +01:00
Grantonius maximus 446d248d73 restore reverted changes for testing 2024-08-22 12:12:57 +01:00
arcadez2003 59ec9ae9a9 Merge pull request #1835 from grant2258/oops 
missed the reset
 2024-08-22 11:57:12 +01:00
arcadez2003 04af4c8ecb As per Namco rollback gaplus can just use the galaga sample again 2024-08-21 21:20:48 +01:00
arcadez2003 17cd76a4d1 Merge pull request #1848 from libretro/arcadez2003-patch-12 
Namco rollback Final part
 2024-08-21 21:17:12 +01:00
arcadez2003 3d41dd63ec Merge pull request #1847 from libretro/arcadez2003-patch-11 
Namco rollback 10
 2024-08-21 21:17:01 +01:00
arcadez2003 7d863fe55b Merge pull request #1846 from libretro/arcadez2003-patch-10 
Namco rollback 9
 2024-08-21 21:16:48 +01:00
arcadez2003 20f53256b1 Merge pull request #1845 from libretro/arcadez2003-patch-9 
Namco rollback 8
 2024-08-21 21:16:34 +01:00
arcadez2003 7a3745c91b Merge pull request #1844 from libretro/arcadez2003-patch-8 
Namco rollback 7
 2024-08-21 21:16:20 +01:00
arcadez2003 6c7587ab08 Merge pull request #1843 from libretro/arcadez2003-patch-7 
Namco rollback 6
 2024-08-21 21:16:05 +01:00
arcadez2003 2e126b09b6 Merge pull request #1842 from libretro/arcadez2003-patch-6 
Namco rollback 5
 2024-08-21 21:15:49 +01:00
arcadez2003 d9f7c75d0f Merge pull request #1841 from libretro/arcadez2003-patch-5 
Namco rollback 4
 2024-08-21 21:15:34 +01:00
arcadez2003 9094949e68 Merge pull request #1840 from libretro/arcadez2003-patch-4 
Namco rollback 3
 2024-08-21 21:15:18 +01:00
arcadez2003 7c91c55083 Merge pull request #1839 from libretro/arcadez2003-patch-3 
Namco rollback 2
 2024-08-21 21:14:50 +01:00
arcadez2003 d22b80aafa Merge pull request #1838 from libretro/arcadez2003-patch-2 
Namco begin rollback
 2024-08-21 21:14:36 +01:00
arcadez2003 8455198aa0 Namco rollback Final part 2024-08-21 21:14:15 +01:00
arcadez2003 5f60a36894 Namco rollback 10 2024-08-21 21:12:51 +01:00
arcadez2003 6b2291d140 Namco rollback 9 2024-08-21 21:11:23 +01:00
arcadez2003 c39dc96a47 Namco rollback 8 2024-08-21 21:10:03 +01:00
arcadez2003 7e3f5c55d7 Namco rollback 7 2024-08-21 21:07:41 +01:00
arcadez2003 42daae9497 Namco rollback 6 2024-08-21 21:06:36 +01:00
arcadez2003 93e5fbe660 Namco rollback 5 2024-08-21 21:05:17 +01:00
arcadez2003 e4830a0f5b Namco rollback 4 2024-08-21 21:04:06 +01:00
arcadez2003 8b23d0f1c3 Namco rollback 3 2024-08-21 21:02:35 +01:00
arcadez2003 107d488712 Namco rollback 2 2024-08-21 21:01:40 +01:00
arcadez2003 bac6ff86fc Namco begin rollback 2024-08-21 21:00:31 +01:00
mahoneyt944 bd371b5c70 Add files via upload 2024-08-18 18:32:10 -04:00
arcadez2003 33ac7ce4c8 Merge pull request #1835 from grant2258/oops 
missed the reset
 2024-08-18 20:14:51 +01:00
Grantonius maximus 555c824944 missed the reset 2024-08-18 19:30:51 +01:00
arcadez2003 2f6b79b8cd Merge pull request #1833 from grant2258/fix 
fix compile
 2024-08-18 18:43:14 +01:00
Grantonius maximus 2227597ff7 fix compile 2024-08-18 16:33:43 +01:00
arcadez2003 354384a08e Merge pull request #1832 from grant2258/namco 
namco52 namco54 to mame091
 2024-08-18 16:10:18 +01:00
Grantonius maximus b16dbc66e0 namco52 namco54 to mame091 2024-08-18 15:35:23 +01:00
mahoneyt944 95806c35f7 Add xway as extension. (#1831) 2024-08-18 03:45:18 -04:00
mahoneyt944 f38ab5903e Revert 2024-08-17 20:05:04 -04:00
arcadez2003 91279be5ea Fix dips in Super Pacman and sound and video improvements for Pacman & Chomp Chomp 
0.97u2: Added new sound1 PROM to Pac & Pal and clones. Nicola Salmoria and Guru correct colors in clone 'Pac-Man & Chomp Chomp'. Fixed rom names.

0.84: Pierpaolo Prazzoli fixed Super Pacman dipswitches (Rack Test, Service Mode and Speedup Cheat).
 2024-08-17 23:25:06 +01:00
mahoneyt944 f8f0f8100c Add files via upload 2024-08-17 17:53:11 -04:00
arcadez2003 c107ff4821 Merge pull request #1827 from grant2258/polepos 
pole pos fix up sets and add new ones
 2024-08-17 21:28:53 +01:00
arcadez2003 2b9c96b8f3 rollback to earlier today final one 2024-08-17 20:57:33 +01:00
arcadez2003 da281a6845 rollback to earlier today 10 2024-08-17 20:56:06 +01:00
arcadez2003 00aab4a06a rollback to earlier today 9 2024-08-17 20:53:32 +01:00
arcadez2003 3cad29367f rollback to earlier today 8 2024-08-17 20:52:06 +01:00
arcadez2003 f0983d56c8 Rollback to earlier today 7 2024-08-17 20:50:43 +01:00
arcadez2003 dae678270e Rollback to earlier today 6 2024-08-17 20:48:55 +01:00
arcadez2003 20ca69a61a Rollback to earlier today 5 2024-08-17 20:47:26 +01:00
arcadez2003 7c1d241f98 rollback to earlier today 4 2024-08-17 20:45:01 +01:00
arcadez2003 192492c28d rollback to earlier today 3 2024-08-17 20:42:22 +01:00
arcadez2003 00656ef605 rollback to earlier today 2 2024-08-17 20:40:02 +01:00
arcadez2003 064f99db63 Rollback to earlier today 1 2024-08-17 20:38:51 +01:00
arcadez2003 9f52be61b4 If this doesn't sort it im rolling way back 2024-08-17 20:09:02 +01:00
Grantonius maximus 95969cb409 pole pos fix up sets and add new ones 2024-08-17 20:07:58 +01:00
arcadez2003 dd43fddb29 Hopefully this will fix the build errors 2024-08-17 19:53:39 +01:00
arcadez2003 99dfc6d319 Update sound filter to MAME91 needed by the Namco sound changes 2024-08-17 19:52:25 +01:00
arcadez2003 87e9241898 finally hookup galaga.c to the new Namco sound cores 2024-08-17 19:32:32 +01:00
arcadez2003 0ad38d26f5 Hookup polepos.c to the new Namco soundcores 2024-08-17 19:30:31 +01:00
arcadez2003 e8f7ade377 Update Pole Position sound to use new Namco sound cores and add filtering support 2024-08-17 19:28:19 +01:00
arcadez2003 1e1aee8b01 Namco 52/54 done 2024-08-17 19:26:52 +01:00
arcadez2003 4e4a80bf07 Namco 52 2024-08-17 19:24:41 +01:00
arcadez2003 5120c554cf Now it's time for Namco 52 Sound 2024-08-17 19:23:45 +01:00
arcadez2003 957856360c Namco54 update 2024-08-17 19:22:20 +01:00
arcadez2003 3c3f5d2018 Begin updating Namco 52/54 soundcores to MAME91 
Adds filtering support
 2024-08-17 19:21:12 +01:00
arcadez2003 081f2fc388 When i use ole src's this is what happens :) 2024-08-17 14:00:01 +01:00
arcadez2003 eb5d8b6d91 Update polepos.c to use the new Namco54 soundcore 2024-08-17 13:56:03 +01:00
arcadez2003 68081252a6 Due to Galaga sample sound changes Gaplus now uses it's own 2024-08-17 13:53:50 +01:00
arcadez2003 7f6cc6f289 Update galaga.c for the new Namco54 soundcore 2024-08-17 13:52:40 +01:00
arcadez2003 93ed77caac 80s Namco Update Continued 
Update the Namco54 sound core to MAME90 which should
give us some sound improvements for Bosconian, Galaga, 
Xevious and Pole Postions 1 and 2.

MAME WIP

Bosconian
0.89u5: Jarek Burczynski improved the Namco 54xx Noise Generator (Type A and B emulated, type C algo still unknown). Removed samples (bigbang and midbang.wav)

Galaga
0.89u5: Jarek Burczynski improved the Namco 54xx Noise Generator (Type A and B emulated, type C algo still unknown). Removed Samples sound and bang.wav sample.

Gaplus
Due to the above Gaplus will now need it's own sound sample

Pole Position 1 and 2
0.89u5: Jarek Burczynski improved the Namco 54XX Noise Generator (Type A and B emulated, type C algo still unknown). Removed pp2_17.wav sample.

Xevious
0.89u5: Jarek Burczynski improved the Namco 54XX Noise Generator (Type A and B emulated, type C algo still unknown). Removed Samples sound and explo1-4.wav samples.
 2024-08-17 13:48:22 +01:00
mahoneyt944 cfe38c91c9 Update inptport.h (#1826) 2024-08-16 08:06:24 -04:00
mahoneyt944 cbfdd3cfac Fix immediate malloc issue 2024-08-16 06:10:44 -04:00
mahoneyt944 8ed99f0665 Multi32 instant sync when switching monitor modes (#1821) 2024-08-14 04:07:55 -04:00
mahoneyt944 5f98dc3cf1 Resync cyclone and drz80 cpus with xtreme (#1820) 2024-08-13 23:58:21 -04:00
mahoneyt944 3807c39bcd Separate sound drz80 for now 2024-08-12 13:59:41 -04:00
mahoneyt944 4adf11f0eb Cyclone / drz80 update (#1818) 2024-08-11 13:41:50 -04:00
zorro2055 444bc10c2a For Dial and Dial-V ports, 3 instead of 2 malloc lines are allocated now to fix memory allocation issue for ports. (#1817) 2024-08-07 20:56:22 -04:00
grant2258 fe1ede7f5d forgot to add the last commit (#1815) 2024-08-06 22:08:01 -04:00
grant2258 2fd4b574c4 fix drz80 (#1814) 2024-08-06 21:33:09 -04:00
mahoneyt944 ae63a9992d Delete old 2024-08-02 13:36:33 -04:00
mahoneyt944 765f054e02 Segas32 fix vblank (#1813) 2024-08-02 03:55:26 -04:00
mahoneyt944 8ffa3c7736 Disable automatic savestate loading (#1812) 2024-07-27 23:11:41 -04:00
mahoneyt944 4b1655566a Add files via upload 2024-07-27 11:10:03 -04:00
arcadez2003 48bf0c6576 Add Racing Hero to the list 2024-07-26 19:07:26 +01:00
arcadez2003 12e98d3825 All the segaxbd games work 2024-07-26 19:05:55 +01:00
mahoneyt944 fbec48de26 Revert "Slight delay for auto loading savestates - take 2" (#1811) 
This reverts commit 3ff70f1049.
 2024-07-26 12:10:02 -04:00
mahoneyt944 3ff70f1049 Slight delay for auto loading savestates - take 2 2024-07-26 06:56:23 -04:00
arcadez2003 6a35683078 More Sega X-board games now work so mention it 2024-07-25 13:34:02 +01:00
arcadez2003 7623e02f22 Tag Line Of Fire as working And Racing Hero as not 2024-07-25 13:09:41 +01:00
mahoneyt944 ff9a89de8d Revert "Slight delay for auto loading savestates (#1808)" (#1809) 
This reverts commit 244018ddec.
 2024-07-24 01:54:19 -04:00
mahoneyt944 244018ddec Slight delay for auto loading savestates (#1808) 2024-07-24 01:00:36 -04:00
arcadez2003 3da9f7be18 Line Of Fire related 2024-07-23 23:53:22 +01:00
mahoneyt944 10e5792459 Fix usgames inputs 2024-07-23 01:37:43 -04:00
mahoneyt944 ba480f9240 Segas32 utility macro 2024-07-22 18:22:31 -04:00
grant2258 5ad53fe043 bag another two games (#1804) 2024-07-21 22:26:36 -04:00
arcadez2003 5d37a2a958 FFS look before i leap 2024-07-22 01:06:42 +01:00
arcadez2003 f5adc67bf3 Add CPU reset line 2024-07-22 00:47:20 +01:00
arcadez2003 bc5668c328 Merge pull request #1803 from grant2258/segaxbd 
add nvram
 2024-07-21 22:18:20 +01:00
Grantonius maximus dae79e6881 static 2024-07-21 21:58:26 +01:00
Grantonius maximus 1845ee2d95 add nvram 2024-07-21 21:56:09 +01:00
arcadez2003 944d73bad6 Attempt to fix errors 2024-07-21 21:34:26 +01:00
arcadez2003 250b08ed78 Line Of Fire inputs + video + sync 2024-07-21 21:16:35 +01:00
grant2258 ddbf2ac634 update segaxbd (#1802) 2024-07-21 08:08:21 -04:00
grant2258 3ca57f4a5f add sonic cheats (#1801) 2024-07-21 00:34:31 -04:00
grant2258 a548b52061 fix rachero button maps and sound cpu read (#1800) 2024-07-20 19:19:37 -04:00
arcadez2003 65c195b90a smgp 2024-07-20 21:30:22 +01:00
arcadez2003 c12965bea4 Super Monaco GP 2024-07-20 21:28:42 +01:00
arcadez2003 1035dfb264 AB Cop and Racing Hero need this 2024-07-20 21:05:13 +01:00
arcadez2003 3feca60b07 rachero 2024-07-20 20:31:46 +01:00
arcadez2003 49596a7797 Add Racing Hero to the pot 2024-07-20 20:29:15 +01:00
arcadez2003 eb6295935f Hmm they're swapped around in this driver 2024-07-20 19:33:48 +01:00
arcadez2003 3a0e3d8426 abcop 2024-07-20 19:21:09 +01:00
arcadez2003 d2b68cced4 A.B.Cop maybe's aye maybe's nah 2024-07-20 19:16:42 +01:00
4shpool 389511ca3a Add files via upload (#1798) 
added thndrbld1 to catver
 2024-07-19 18:51:38 -04:00
mahoneyt944 a01198fd90 common write 2024-07-19 08:29:35 -04:00
mahoneyt944 2dbcd8a014 Rename 2024-07-19 06:39:24 -04:00
mahoneyt944 4af6b905b9 Separate protection 2024-07-19 04:22:00 -04:00
arcadez2003 a2ca0fc5ef Updatety for Thunder Blade 2024-07-18 19:47:04 +01:00
mahoneyt944 174bdd15b7 Add files via upload 2024-07-18 10:06:28 -04:00
mahoneyt944 abaf52d4ec Small tweak 2024-07-18 05:50:53 -04:00
mahoneyt944 6e32442172 Simplify some more 2024-07-18 01:14:22 -04:00
mahoneyt944 e04cf9cba9 Use newer rom loading (#1795) 2024-07-17 19:08:12 -04:00
mahoneyt944 d8fbbeb585 Revert "Update sprite loading" (#1793) 
This reverts commit 5cb2e3756a.
 2024-07-16 23:59:52 -04:00
mahoneyt944 5cb2e3756a Update sprite loading 2024-07-16 23:33:47 -04:00
grant2258 1ae2425549 update segacbrd mapping all accounted (#1791) 
* update

* add a note
 2024-07-16 20:48:44 -04:00
mahoneyt944 82d079d86c Update segas32.c 2024-07-16 08:43:25 -04:00
arcadez2003 48b565393f Fill in the release years for Thunderblade etc etc 2024-07-16 13:35:02 +01:00
mahoneyt944 0997277c7c Update 2024-07-15 23:43:33 -04:00
grant2258 cd4a083788 fix thunderblade for the 2003 plus amigos (#1788) 
* fix thunderblade for the 2003 plus amigos

* notes

* update
 2024-07-15 22:03:06 -04:00
mahoneyt944 2ac37bb5f2 Segas32 io improvements 2024-07-15 06:31:06 -04:00
arcadez2003 e57f1dc31c Swap Outzone sets around marking set 2 as an unfinished prototype 
0.97u5: Aaron Giles swapped Out Zone (set 1) with (set 2) - the other set was a newer revision with more secret bonuses, refined sound effects and a real ending instead of a few text lines. Renamed (outzone) to (outzonea) and (outzonea) to (outzone).
 2024-07-12 22:52:58 +01:00
mahoneyt944 0720293e22 Fix radr bitmap - cnt register 
Note: output lamps are not hooked up.
 2024-07-12 09:13:42 -04:00
mahoneyt944 61dc29213d More io cleanups 2024-07-12 06:21:26 -04:00
mahoneyt944 820b214bb7 mame2003-xtreme bootstrap 3 player mode 2024-07-11 21:59:38 -04:00
mahoneyt944 4db726c6b8 Fix gseeker (#1784) 2024-07-11 18:33:21 -04:00
arcadez2003 358f5c012a gseeker test 2024-07-11 20:25:27 +01:00
mahoneyt944 d1ea797420 Tighten the belt some 2024-07-10 18:53:06 -04:00
grant2258 720ef0c5d9 Sys32 sound (#1781) 
* fix clipping

* adjust pcm volume causes clipping in orunners
 2024-07-09 14:51:30 -04:00
4shpool 62bf8afca9 Added 4 roms (#1780) 2024-07-09 14:51:04 -04:00
mahoneyt944 85edcf5588 Update rf5c68.c 2024-07-08 02:12:57 -04:00
grant2258 29def6ac5b f1en fix (#1779) 2024-07-08 02:09:45 -04:00
mahoneyt944 333a6d550e Fix 2024-07-08 01:55:20 -04:00
mahoneyt944 655690dc68 Init data 2024-07-08 01:53:11 -04:00
mahoneyt944 a52de11944 Try new system18 clock 2024-07-07 23:46:14 -04:00
grant2258 cfc1a05064 Soundcore fix (#1778) 2024-07-07 23:43:12 -04:00
mahoneyt944 bdf262379f Test multi32 speedup 2024-07-04 17:03:09 -04:00
mahoneyt944 98944d3c0a Add files via upload 2024-07-03 00:31:27 -04:00
mahoneyt944 643c9bcf73 Add files via upload 2024-07-03 00:28:02 -04:00
mahoneyt944 0fe6f58200 Small tweaks 2024-07-02 06:09:12 -04:00
mahoneyt944 edc216ffa0 Revert 2024-07-02 04:03:14 -04:00
mahoneyt944 1b5869c510 Update V60 rom loading 2024-07-02 03:48:00 -04:00
arcadez2003 d6fdae0a80 slipstrh 2024-07-01 14:24:28 +01:00
arcadez2003 52cc561a4c Slipstream add another version 
0.120u4: Guru added clone Slipstream (HISPANIC). Changed parent description to 'Slipstream (BRAZIL).
 2024-07-01 14:15:50 +01:00
arcadez2003 81819b43b5 Tidy up 2024-07-01 13:52:19 +01:00
mahoneyt944 015fbd88bf Add files via upload 2024-06-30 19:20:07 -04:00
mahoneyt944 efaec4f28e Update CHANGELOG.md 2024-06-30 19:13:54 -04:00
arcadez2003 73e2aeed93 Updatety 2024-06-30 22:54:37 +01:00
mahoneyt944 d4a5bf4581 Sega protection 2024-06-30 13:50:41 -04:00
mahoneyt944 00679d3b78 Init mixer control 2024-06-30 03:44:13 -04:00
mahoneyt944 df1d09749d Segas32 interrupt controller 2024-06-29 22:54:07 -04:00
zorro2055 ffe307aaa4 Added recommended analog controls settings for Forgotten Worlds, Gondomania, and T.A.N.K. Changed default Dial position so the character will not move 0 or 2 steps for at least 30 rotations in either direction. (#1773) 2024-06-29 17:42:27 -04:00
mahoneyt944 c81ea394a6 Jpark remove cab motor 2024-06-28 17:53:28 -04:00
Ploggy 34e265745f [WiiU] Aroma CFW Compatibility (#1770) 
* Update Makefile

* Update Makefile
 2024-06-28 15:58:56 -04:00
zorro2055 e6c5af4d79 Adjusted default rotary value for Heavy Barrel, Midnight Reistance, Ikari III, and SAR - Search and Rescue to avoid precession effects for ~30 steps continuously in one rotational direction (#1771) 2024-06-28 14:42:57 -04:00
mahoneyt944 da3548f3c9 Segas32 merger 2024-06-28 10:26:45 -04:00
arcadez2003 fffb0665cd Fever SOS 2024-06-26 21:03:31 +01:00
arcadez2003 69e4b68a07 Add Support For Fever SOS 
0.79u1: Fixed clone Fever SOS so it works now.
0.79: Added clone Fever SOS (International).
 2024-06-26 21:01:18 +01:00
mahoneyt944 48e8458483 Compute flipping and opaque hack 2024-06-26 04:04:37 -04:00
mahoneyt944 7a18e6289a Unused cleanups 2024-06-25 23:22:52 -04:00
mahoneyt944 686b8976ff Multi32 lives on V60 2024-06-25 21:28:43 -04:00
zorro2055 ab6a8d9d31 Adjust DownTown Analog Control default number to be in middle of rotary step so it will take many rotary steps either way to precess enough to miss a step. The JOY_ROTATION macro had to be modified to keep Caliber 50's default value the same as before since it uses this macro as well. (#1765) 2024-06-25 00:17:39 -04:00
mahoneyt944 88784633bc Clean decode up (#1764) 2024-06-24 21:30:31 -04:00
arcadez2003 0422413bbb Twin Cobra 2 sets 2024-06-23 16:33:25 +01:00
arcadez2003 3233570240 Add Twin Cobra 2 + a redumped sprite rom for all versions 
0.150: Replaced badly dumped sprite rom in Twin Cobra II and clones. This fixes the stray flashing pixels on the bottom left of the helicopter after starting a game [Kevin Eshbach]. 

0.85u2: Brian Troha added Twin Cobra 2 (World) and clone (US).
 2024-06-23 16:31:40 +01:00
mahoneyt944 f3bbd6284a Fix undefined behavior 2024-06-23 05:11:07 -04:00
mahoneyt944 1337ed4d1e Update system32.c 2024-06-23 00:42:42 -04:00
mahoneyt944 f01f6c68c8 Fix size malloc and shared read (#1762) 2024-06-21 18:41:20 -04:00
mahoneyt944 4bbd426645 Update segas32.c 2024-06-21 16:56:04 -04:00
mahoneyt944 a3e1bdecc2 Update v60mem.c 2024-06-21 15:34:04 -04:00
mahoneyt944 6cfb3b4039 Fix v70 cpu 2024-06-21 15:24:44 -04:00
grant2258 a510183a53 fix fatal error logging (#1761) 2024-06-21 13:03:58 -04:00
mahoneyt944 96034b6efe Fix map. (#1759) 2024-06-21 11:03:12 -04:00
mahoneyt944 b6aac3b869 Segas32 video code update - system32 working only (#1758) 
Multi32 temporarily broken, will update soon.
 2024-06-21 10:30:16 -04:00
4shpool 20522a26c6 Added 2 clones of cbombers (#1756) 
Added: cbombersj, cbombersp
 2024-06-17 23:06:32 -04:00
mahoneyt944 f0294304be System32 untangle Spriteram / hookup read 2024-06-15 13:25:39 -04:00
mahoneyt944 148188345e System32 more cleanups 2024-06-15 12:31:42 -04:00
mahoneyt944 d399fb0434 System32 cleanup and prep 2024-06-15 11:11:07 -04:00
mahoneyt944 3baee8fd74 System32 - Use the palette directly 
Need to hookup the indirect palette properly in the next update.
 2024-06-14 09:35:06 -04:00
mahoneyt944 3206819c48 Add files via upload 2024-06-12 19:50:16 -04:00
mahoneyt944 418fe399ad Add cbombersj and cbombersp 2024-06-12 10:39:33 -04:00
mahoneyt944 be073fe1c5 Fix remaining cbombers color issues 2024-06-12 07:57:10 -04:00
mahoneyt944 c729e24b83 More improvement for cbombers / undrfire (#1750) 2024-06-11 08:10:40 -04:00
arcadez2003 3e74766852 cbombers add missing ram read pallette call 2024-06-11 11:04:32 +01:00
mahoneyt944 88061f4328 Some improvement to cbombers - still imperfect. 2024-06-10 10:16:56 -04:00
mahoneyt944 ecd00b1818 Black pix 2024-06-07 22:07:25 -04:00
mahoneyt944 6f006b90a0 Add full support for DolphinBar mode 2 in RetroArch => v1.19.0 (#1747) 
* Update libretro.h

* Update mame2003.c
 2024-06-07 14:24:38 -04:00
zorro2055 e49d9946a3 Add updated input sectionto changelog (#1746) 
* Added new X-Way Joystick option and Recommended Analog Controls settings if using an X-Way rotary joystick for the games that used it in the arcade to the CHANGELOG.md

* Fixed added analog input device text in CHANGELOG.md to wrap around like the text in the rest of the file
 2024-06-06 22:09:35 -04:00
mahoneyt944 b37ce12303 Reset behavior show gfx 2024-05-28 23:44:25 -04:00
zorro2055 7e0673fb35 Fix Analog Port initial default so Time Soldiers / Battlefield character is correctly pointing straight up. (#1743) 2024-05-27 20:50:23 -04:00
mahoneyt944 00f12f2da7 Revert "Fix time soldiers character init direction and precession (#1742)" (#1744) 
This reverts commit 4e47c2409b.
 2024-05-27 20:49:59 -04:00
zorro2055 4e47c2409b Fix time soldiers character init direction and precession (#1742) 
* Fix initial direction character in Time Soldiers / Battlefield is facing. Have character pointing toward middle of rotary range per step so character will not skip or no step every so often from key / joy step which can only be an integer

* Removed unneeded set of braces that had been left over from testing
 2024-05-27 19:37:36 -04:00
mahoneyt944 2a2ba583af Reset behavior 
Allows the core to reset while the mame menu is open, following pre- `cpu_pause()` behavior. In such events the mame menu will be open while unpaused. Normal operation will continue on the next `cpu_pause()` event.
 2024-05-27 12:52:48 -04:00
mahoneyt944 b0bd7ab4a2 Minor cleanup 2024-05-26 16:52:03 -04:00
zorro2055 fa04706178 Selectively hide x way joystick menu item (#1740) 2024-05-23 22:15:04 -04:00
mahoneyt944 a5646f7531 Fix interrupt pause 2024-05-23 05:07:57 -04:00
grant2258 929ebe9e4f fix frameskip take two (#1737) 2024-05-22 16:02:03 -04:00
mahoneyt944 5f0dff3012 Pause interrupt (#1736) 2024-05-22 12:58:48 -04:00
mahoneyt944 97dfe652db Pause sample stream 2024-05-21 09:47:16 -04:00
grant2258 b40699ea65 fix frameskip, will add the video code and latency options next update (#1733) 2024-05-21 03:32:08 -04:00
zorro2055 1b56b20cd6 Added measures to eliminate when occasionally, two character rotations steps occur when rotary joystick is twisted one position. (#1652) 2024-05-21 01:49:44 -04:00
mahoneyt944 38ec1ab42b Called in main loop 2024-05-20 13:32:17 -04:00
mahoneyt944 4cc15fa4a1 Use cpu_pause_state, remove redundancy. 2024-05-20 08:00:56 -04:00
mahoneyt944 a9cfcedc65 Fix API violation 😅 (#1731) 2024-05-20 07:09:38 -04:00
mahoneyt944 5abffa8e29 Use cpu_pause while in mame menu (#1730) 2024-05-20 04:33:11 -04:00
mahoneyt944 3bb111a8cd Create cpu_pause() 2024-05-19 21:30:40 -04:00
mahoneyt944 f0135f7f61 Make show gfx work (#1728) 2024-05-17 14:08:08 -04:00
mahoneyt944 ad1eeb8b08 COREDEFS never used. (#1727) 2024-05-17 06:31:41 -04:00
mahoneyt944 b7ed1be7b3 Fix show gfx crash (#1726) 2024-05-16 23:28:37 -04:00
mahoneyt944 d67bd2534a Increase palette length fix ASAN error 2024-05-15 16:39:10 -04:00
mahoneyt944 2154d31e62 Add files via upload 2024-05-14 23:50:02 -04:00
mahoneyt944 a663899c7d Update snowbros.c 2024-05-14 23:35:20 -04:00
mahoneyt944 ab725a7f30 GCC14 fixes 2024-05-07 12:00:34 -04:00
mahoneyt944 95165d5638 Add files via upload 2024-05-06 21:21:39 -04:00
4shpool 32f28b41c1 updated catver (#1720) 2024-05-06 08:07:47 -04:00
mahoneyt944 71c6b8ca36 Topspeed, topspedu, fullthrl add shifter indicator, fix graphics bug. 2024-05-06 04:13:02 -04:00
mahoneyt944 11fad92fae Fix bowler score board. 2024-05-03 06:02:04 -04:00
mahoneyt944 6c1d0f0a0a Update wecleman.c 2024-04-30 16:46:37 -04:00
mahoneyt944 80d41e0245 02996 hotchase: [debug] Access Violation [Phil Bennett] 2024-04-30 13:49:22 -04:00
mahoneyt944 73d72aea18 Update wecleman_vidhrdw.c 2024-04-30 13:08:31 -04:00
mahoneyt944 f0a37ce4ba Add shifter indicator wecleman / hotchase 2024-04-30 11:36:09 -04:00
mahoneyt944 f581919cac Fix drawing crash wecleman / hotchase 
Broken some time around 73, fixed around 96u4.
 2024-04-30 08:55:35 -04:00
mahoneyt944 7603522cb4 Preliminary support for seawolf2 target 
X scaling still needs adjustment.
 2024-04-27 14:01:36 -04:00
mahoneyt944 d6732ad36a Center update 2024-04-26 22:35:38 -04:00
mahoneyt944 0fe764272f Targeting for blueshrk and seawolf 2024-04-26 21:28:35 -04:00
mahoneyt944 e637995d2c Standardize shift indicator into lower corner 2024-04-26 13:10:38 -04:00
mahoneyt944 c275c79fe5 Add shift indicator for outrun and toutrun 2024-04-25 23:39:54 -04:00
mahoneyt944 bb864ca20b Add files via upload 2024-04-19 15:45:10 -04:00
mahoneyt944 3d88790f03 Move polepos shifter position to the side of the screen 2024-04-18 06:40:49 -04:00
mahoneyt944 d3b616a590 Allow button to map to gear change 2024-04-18 00:47:10 -04:00
arcadez2003 2d10f9a22a Fix some slowdown issues in Silent Dragon 
0.109u1: Mamesick fixed interrupt in Silent Dragon (in all scenes with linescrolling, the characters move in slow motion).
 2024-04-17 21:17:24 +01:00
mahoneyt944 b3982cb1a4 Descriptors for pedals (#1709) 2024-04-17 10:54:38 -04:00
arcadez2003 453f715014 Updatety time 2024-04-16 22:04:31 +01:00
arcadez2003 32784c7879 Buccaneers two sets 2024-04-16 21:10:04 +01:00
arcadez2003 8f5c5db523 Buccaneers video changes 2024-04-16 21:05:55 +01:00
arcadez2003 b81e4dd719 New game Buccaneers 
0.95: Corrado Tomaselli fixed Buccaneers sound frequency. Pierpaolo Prazzoli fixed sprite bug. Changed Z80 CPU1 clock speed to 5688800 Hz, Z80 CPU2 to 3072000 Hz and the 2x YM2203 to 3072000 Hz.
0.94u5: Pierpaolo Prazzoli fixed transparency issue in Buccaneers. Added dipswitches 'Coin A/B', 'Flip Screen', 'Lives', 'Difficulty', 'Cabinet', 'Demo Sounds' and 'Allow Continue'.
0.94u4: Added Buccaneers (set 1). Added cpu1 rom and new gfx2 roms ($10000, 50000) to clone (set 2). Added dipswitches 'Service Mode' and 16x 'Unknown'. Changed 'Buccaneers' to clone 'Buccaneers (set 2)'. Renamed (buccanrs) to (buccanra).
17th March 2005: David Haywood - Did a little bit of work on the Buccaneers driver, this one seems 99% complete now, just one or two graphical oddities to verify.
3rd March 2005: f205v dumped Buccaneers (set 1).
0.90: Tomasz Slanina added Buccaneers (Duintronic 1989). Missing one program rom.
1st January 2005: Tomasz Slanina - Added Buccaneers (Duintronic) to Vigilante driver (one ROM is missing).
19th July 1998: Dumped Buccaneers (set 2).
 2024-04-16 21:04:15 +01:00
arcadez2003 fd902427ef Fix Sample Sounds not playing in some versions of Bomber Man 
0.142u2: Alex Jackson hooked up sample playback in Bomber Man World / New Dyna Blaster and clones and removed GAME_IMPERFECT_SOUND flag
 2024-04-15 13:46:47 +01:00
arcadez2003 7ca870c416 tfrceacjpb 2024-04-13 22:03:59 +01:00
arcadez2003 21268ea8c7 ThunderForce AC add a new version with many diffs 
Likely this is a bootleg of an early dev prototype diffs from
the final retail release are as follows......

1) The intro on mine is missing the background and the music is completely different. No cool tech!
2) The game has no voices at all. Lame!
3) Weird little differences - font colors are slightly different on the "How to Play" screen and text is changed
4) Stage 4 is "Haides" and Stage 5 is "Ellis", which apparently don't exist at ALL in AC(?), just in Thunder Force 3 on the Genesis
5) Again, game ends after Stage 5
6) Stage Select is present

More info here
https://shmups.system11.org/viewtopic.php?f=1&t=66235
 2024-04-13 22:00:08 +01:00
mahoneyt944 5c52291ec4 Add files via upload 2024-04-10 06:36:32 -04:00
arcadez2003 bf25033136 Karate Champ fix some sound issues 
0.131u1: Angelo Salese lowered DAC volume in Karate Champ from 0.50 to 0.15, it was having sound clipping problems since day one.
 2024-04-09 23:38:18 +01:00
arcadez2003 c31cf77a12 Cyborg Force raise main CPU loading to 0x900000 2024-04-09 20:42:19 +01:00
arcadez2003 bc10b807b1 Updatey 2024-04-08 19:34:46 +01:00
arcadez2003 113f8fe342 Fix YM3812 clock speed for Zero Point 1 and Burgler X 2024-04-08 19:20:15 +01:00
arcadez2003 0ed70a12f1 Performan fix bg colours 2024-04-08 14:08:40 +01:00
arcadez2003 847393a71d Fix broken sound and incorrect bg colours in Performan 
MAME WIP
0.111u1: Mamesick fixed music speed (VBLANK/interrupt) in Performan.
0.111: Pierpaolo Prazzoli added palette banking to Performan.
0.110u5: Pierpaolo Prazzoli fixed the background color in Performan.
 2024-04-08 14:07:28 +01:00
arcadez2003 6473d053aa Typo 2024-04-08 13:47:38 +01:00
arcadez2003 f6ef16f4fb Romset 2024-04-08 13:45:32 +01:00
arcadez2003 d688f4fd49 Add support for Cyborg Force 
Neo Byte Force LTD
 2024-04-08 13:43:53 +01:00
grant2258 e4c17d5277 fixes (#1707) 2024-04-07 23:26:10 -04:00
arcadez2003 2df4978081 Sky Lancer GFX fixes cont 2024-04-07 21:12:45 +01:00
arcadez2003 d43251da46 Sky Lancer fix some gfx niggles including the cocktail mode 
0.125u5: Nicola Salmoria fixed graphics in cocktail mode. Changed visible area to 224x236.
0.94u2: Nicola Salmoria fixed some bad gfx in Sky Lancer.
 2024-04-07 21:11:37 +01:00
arcadez2003 859476acf9 Merge pull request #1705 from grant2258/clean 
add toprollr as per request
 2024-04-07 20:14:31 +01:00
Grantonius maximus 2a358de827 add toprollr 2024-04-07 19:36:49 +01:00
arcadez2003 cbafc60d5f Fix sound banking for Go Go! Mile Smile / Susume! Mile Smile 
MAME WIP

0.155: System11 correct clock speeds. Changed YM2203 and YM3812 clock speeds to 3580000 Hz and OKI6295 to 1MHz. 
0.148u5: Increased Z80 clock to 6MHz. Fixes Go Go! Mile Smile intro music and speech [Phil Bennett].
0.99u1: Pierpaolo Prazzoli fixed OKI6295 sound banking in Go Go! Mile Smile.
 2024-04-06 15:31:58 +01:00
arcadez2003 f03f865af9 Chinese Hero fix a sprite issue on level 7 
0.141u1: Corrado Tomaselli and Pierpaolo Prazzoli fixed sprite drawing in Chinese Hero (bad sprite on level 7). Pierpaolo Prazzoli added sprites wrap around-y to fix gorilla sprites entering from the left.
 2024-04-03 21:50:50 +01:00
arcadez2003 0d7dfa721f Mention the nice wee fix for Exerion. 2024-04-01 22:44:13 +01:00
arcadez2003 aafe295d5b Protection fix for Exerion 
This will prevent the game from ending regardless of how
many lives you have left if you die after the 1st bonus round.
 2024-04-01 21:31:37 +01:00
mahoneyt944 ee777f235b Add files via upload 2024-03-22 11:15:34 -04:00
arcadez2003 8e60ed0217 Strike Gunner S.T.G mention the fix 2024-03-21 22:12:26 +00:00
arcadez2003 f0f77bee45 Strike Gunner S.T.G add missing button 3 inputs 
Used to merge both ships into one during a two player game
 2024-03-21 22:08:03 +00:00
arcadez2003 f8b0565fd3 Might as well Mention Rabbit now works 2024-03-10 15:51:15 +00:00
mahoneyt944 a7cb863de4 Add files via upload 2024-03-02 13:02:26 -05:00
mahoneyt944 3bfa9f89ab rabbit bootstrap (#1697) 2024-02-27 17:24:38 -05:00
arcadez2003 eaaf94a351 Add default nvram settings for Rabbit 2024-02-27 19:30:32 +00:00
mahoneyt944 5ccce74b43 Try 2024-02-27 10:47:28 -05:00
arcadez2003 d3bc97daaf hmm 2024-02-26 21:28:11 +00:00
arcadez2003 9270cf4827 Update rabbit.c to MAME88 game now playable 
MAME WIP
0.146u1: Healthbar color in Rabbit looks correct now. Small update [hap]
0.86u5: Deadscreem improved inputs in Rabbit. Added 2nd coin slot and 'Service Mode' dipswitch. Removed 4x 'Unknown' dipswitches.
0.86u4: R. Belmont hooked up EEPROM in Rabbit driver.
0.84u5: David Haywood fixed Rabbit - Game now playable. Significant improvements to the Rabbit driver [David Haywood]. Changed 68020 CPU1 to 68EC020 and fixed user1/2 rom loading.
 2024-02-26 21:10:21 +00:00
4shpool 1a5b4b75e1 Add files via upload (#1695) 
added hamaway
 2024-02-21 13:09:00 -05:00
arcadez2003 a5582a4f76 Sega and more 2024-02-20 19:52:54 +00:00
arcadez2003 c3b9159216 Fix Player 2 Start For Tinkle Pit 
Thanks to WeirdH for the bug report
 2024-02-20 19:43:08 +00:00
arcadez2003 fc987f1913 Merge pull request #1692 from grant2258/clean 
fix old system18 sound banking
 2024-02-16 19:21:46 +00:00
Grantonius maximus ce562d9348 remove obselete rom banking madness 2024-02-16 17:00:57 +00:00
mahoneyt944 e15cd2be08 Revert "system18 updates (#1690)" (#1691) 
This reverts commit 7f7ead9766.
 2024-02-16 10:05:04 -05:00
mahoneyt944 0ead99edaf Add files via upload 2024-02-15 16:39:12 -05:00
grant2258 7f7ead9766 system18 updates (#1690) 2024-02-15 16:30:45 -05:00
Grantonius maximus b75cb35726 system18 updates 2024-02-15 17:46:45 +00:00
arcadez2003 a4d62997d3 Merge pull request #1688 from libretro/arcadez2003-patch-2 
Wild Fang / Tecmo Knight emulate missing gfx effect cont
 2024-02-13 11:12:40 +00:00
arcadez2003 2f135b9efb Merge pull request #1687 from libretro/arcadez2003-patch-1 
Wild Fang / Tecmo Knight emulate missing gfx effect
 2024-02-13 11:12:25 +00:00
mahoneyt944 a33e5c0a18 Add files via upload 2024-02-12 04:46:09 -05:00
arcadez2003 5373f31ca3 Wild Fang / Tecmo Knight emulate missing gfx effect cont 2024-02-11 19:59:36 +00:00
arcadez2003 89c8b2f4f9 Wild Fang / Tecmo Knight emulate missing gfx effect 
0.138u4: hap fixed missing screen shaking effect in Wild Fang / Tecmo Knight.
17th July 2010: Smitdogg - When I was testing the Tecmo Knight PCB we recently got for decapping, I noticed there was an effect that shook the entire screen during some jump landings and parts where enemies break through walls. The effect was missing from MAME but thanks to hap it's going to be in 0.138u4 so be sure to try out Tecmo Knight / Wild Fang in the next release to check out this effect.
 2024-02-11 19:57:15 +00:00
mahoneyt944 2ad90f22d7 Update system18.c 2024-02-11 12:40:18 -05:00
arcadez2003 75a6289408 Merge pull request #1686 from grant2258/ddcrew 
ddcrew tweaks
 2024-02-11 15:35:59 +00:00
arcadez2003 3f0bb3c930 Merge pull request #1685 from grant2258/hamaway 
Hamaway
 2024-02-11 15:35:46 +00:00
Grantonius maximus 8646ec13f6 ddcrew tweaks 2024-02-11 15:02:30 +00:00
Grantonius maximus ac64834ea6 fix var init 2024-02-10 16:56:14 +00:00
Grantonius maximus fc6bd6b640 fix sound 2024-02-10 16:18:08 +00:00
Grantonius maximus 3a1a18e780 fix hamaway 2024-02-10 15:48:50 +00:00
arcadez2003 debcb547ea enable vdp hack for ddcrew 2024-02-09 15:33:54 +00:00
arcadez2003 2823e46675 DD Crew WIP 2024-02-09 15:31:00 +00:00
mahoneyt944 42c6e1bc88 Fix coin workaround when game is reset 2024-02-08 18:18:00 -05:00
Allege fb90c4b9d2 Do not strip debug DLL, mark 2 (#1684) 
Obviously linker flags were clobbered, now they won't be.
 2024-02-08 02:45:26 -05:00
mahoneyt944 e1679b2a6e Revert "Do not strip debug library (#1681)" (#1683) 
This reverts commit cbe2d591bd.
 2024-02-07 23:23:09 -05:00
Allege cbe2d591bd Do not strip debug library (#1681) 2024-02-07 16:19:23 -05:00
arcadez2003 53c6083a20 Mention The Donkeys and the Kongs 2024-02-03 21:23:37 +00:00
arcadez2003 4924228dd5 Switch over to use grants updated banking 2024-02-03 00:33:41 +00:00
arcadez2003 52b0100473 Add coin hack so Donkey Kong Remix is playable grant2258 2024-02-02 21:47:51 +00:00
arcadez2003 692c1f9823 Merge pull request #1679 from 4shpool/master 
updated catver
 2024-01-31 23:52:09 +00:00
4shpool 283a78420c Merge branch 'libretro:master' into master 2024-02-01 00:44:38 +01:00
4shpool 8ba9cc0f03 Add files via upload 
+: aquario, dkchrmx, dkremix, vr
-: dkrdemo
 2024-01-31 18:15:49 +01:00
mahoneyt944 fb653702f0 Sega video flipping preliminary (#1678) 2024-01-30 03:37:23 -05:00
arcadez2003 ff664cf8ec Recent improvements from the dev team 2024-01-28 20:58:27 +00:00
arcadez2003 61b0f3a590 ffightae add missing button 3 for 1+2 players 
For player 3 coin 3 acts as the third button in game so im told
 2024-01-28 20:50:03 +00:00
mahoneyt944 517e2896ad Fix C2 syntax error 2024-01-28 00:19:47 -05:00
mahoneyt944 25f3e82011 Add cocktail to asteroid deluxe (#1677) 2024-01-27 22:32:16 -05:00
mahoneyt944 c7bcc47d11 Asteroids fix leds (#1676) 2024-01-26 22:16:15 -05:00
mahoneyt944 0d0461201d Add files via upload 2024-01-26 11:58:38 -05:00
mahoneyt944 ee4c13520c Asteroid cocktail controls hookup (#1675) 2024-01-26 11:36:46 -05:00
mahoneyt944 84f35d3af0 Add files via upload 2024-01-25 19:12:39 -05:00
mahoneyt944 d850ce5788 Add inverter circuit to asteroids - cocktail screen flip (#1674) 2024-01-25 19:04:31 -05:00
arcadez2003 aed76b26cc Merge pull request #1673 from grant2258/dkremix 
use banking for braze
 2024-01-24 23:24:20 +00:00
Grantonius maximus b0bb203aef add dk xmas remix 2024-01-24 22:52:03 +00:00
Grantonius maximus 06a353b6bc fix sounds 2024-01-24 21:35:32 +00:00
Grantonius maximus 9ae3c01cf0 try banks 2024-01-24 20:14:59 +00:00
Grantonius maximus 9a45ce9b9b start changes 2024-01-24 18:56:14 +00:00
Grantonius maximus d032999421 Revert "Maybe" 
This reverts commit f1b1412f1b.
 2024-01-24 17:33:04 +00:00
arcadez2003 f1b1412f1b Maybe 2024-01-24 15:45:23 +00:00
arcadez2003 ea3919785d Whoops 2024-01-23 23:08:12 +00:00
mahoneyt944 4523c667ca Add files via upload 2024-01-23 03:26:41 -05:00
arcadez2003 55f2f22d3e dkremix replaces dkrdemo 2024-01-22 22:27:44 +00:00
arcadez2003 cc8e6844c0 Add support for Donkey Kong Remix 
And removed the demo version
 2024-01-22 22:24:26 +00:00
arcadez2003 a536089b07 Merge pull request #1671 from grant2258/fix 
fix aquario gfx
 2024-01-22 19:35:44 +00:00
Grantonius maximus 5d4212664d fix aquario gfx 2024-01-22 18:31:23 +00:00
mahoneyt944 8c7797066d Add files via upload 2024-01-22 13:19:09 -05:00
arcadez2003 bf07e0f409 Merge pull request #1670 from grant2258/aquario_wip 
add aquario no sound atm (arcadez wip)
 2024-01-21 22:46:22 +00:00
Grantonius maximus 3e69da17a8 update status 2024-01-21 22:20:14 +00:00
Grantonius maximus 00ceb5fffe fixes 2024-01-21 22:13:13 +00:00
Grantonius maximus fb65e590ca add aquario no sound 2024-01-21 18:15:47 +00:00
mahoneyt944 32fa606e82 Fix inputs for tempest fully working (#1668) 2024-01-18 05:48:39 -05:00
mahoneyt944 b61da7548e Switch port to high, fixes tempest flip in cocktail mode. (#1666) 2024-01-17 04:13:33 -05:00
mahoneyt944 b9654b8b02 Fix unused bit range (#1665) 2024-01-16 18:26:27 -05:00
arcadez2003 c3e15ebd51 Attempt to fix Tempest screen flip niggles 2024-01-16 16:40:04 +00:00
mahoneyt944 99644ccca8 Patch in Tempest cocktail controls (#1664) 2024-01-16 09:38:35 -05:00
grant2258 7af5e18c3c model1 running as it should log was spamming the function slowing things down (#1662) 2024-01-11 02:46:08 -05:00
mahoneyt944 3934ad7f6a Add files via upload 2024-01-11 00:03:15 -05:00
arcadez2003 3d03cc4bc2 Some ole and new improvements 2024-01-09 23:35:51 +00:00
arcadez2003 b4b8587904 Make the kiki kai kai mcu romboot values match up with kicknrun 
Both games have the same values but they're different in 
current MAME maybe with our code we need 0xf000
 2024-01-06 14:59:59 +00:00
arcadez2003 f93c2f282f tidy up 2024-01-06 14:38:58 +00:00
arcadez2003 43b5d1f40e Mexico86 Dummy CPU call for player 3+4 inputs 2024-01-06 14:36:57 +00:00
arcadez2003 70c76b9cdc For Mexico86 2024-01-06 14:33:24 +00:00
arcadez2003 fe73badfd0 Tidy up 2024-01-05 15:50:00 +00:00
arcadez2003 f7e4b68db4 Get rid of Redundant kiki Kai Kai prot sim code 2024-01-04 23:13:33 +00:00
arcadez2003 0fecaf751c Hookup the M6801 MCU for Kiki Kai Kai 
And nuke the dodgy protection simulation game is 100% emulated now

With thanks to MAMEDev [Madov, Raki, Travis Goodspeed]
 2024-01-04 23:11:46 +00:00
arcadez2003 d2025b36e1 Remove inputs for games we dont support 2024-01-03 01:22:32 +00:00
arcadez2003 323d05b90d Test over revert the code back 2024-01-03 00:41:32 +00:00
arcadez2003 45129616ec Try this again 2024-01-03 00:31:10 +00:00
arcadez2003 380fa9092e Experiment with the sim code a little 2024-01-02 23:39:01 +00:00
arcadez2003 dbc6abe094 vr 2024-01-02 14:28:15 +00:00
arcadez2003 f65ef6d39a VR Track Logic Not 100% 2024-01-02 14:26:19 +00:00
arcadez2003 e69f753722 New Not Working Virtua Racing 
0.107u3: Olivier Galibert fixed track lookup implementation in Virtua Racing, bringing the game much closer to playable.
0.86: Virtua Racing improvements [Olivier Galibert, Andrew Gardner].
0.85u2: Added 4x missing user2 roms. Fixed rom names.
0.81u1: Olivier Galibert added 'Virtua Racing' (Sega 1992).
 2024-01-02 14:24:24 +00:00
arcadez2003 59e49400fa Shuz add missing sprite-to-playfield shadow effect 
With thanks to [codefrog2002]
 2023-12-03 15:51:11 +00:00
mahoneyt944 eddec6d603 Fix bitmap for radr and radm experimental (#1656) 2023-11-16 04:07:29 -05:00
LibretroAdmin c05ce28cba Update .gitlab-ci.yml 2023-11-09 16:35:29 -08:00
arcadez2003 3523655080 Merge pull request #1653 from 4shpool/master 
Add files via upload
 2023-11-06 13:50:48 +00:00
4shpool 23db610f65 Add files via upload 
Added: dragoona, mstworld
 2023-11-06 14:28:46 +01:00
mahoneyt944 156b3873fb Cmos protect bit hookup (#1651) 2023-11-02 05:26:34 -04:00
LibretroAdmin a34654262c Merge pull request #1650 from JoeOsborn/fix-emscripten 
Update some variable declarations for newer clang
 2023-11-01 20:06:54 +01:00
Joseph C. Osborn b320a1ffc5 Update some variable declarations for newer clang 2023-11-01 11:57:29 -07:00
arcadez2003 a477a49a26 Mention the new one and a previous fix. 2023-11-01 13:52:08 +00:00
mahoneyt944 bd41eb7547 Add files via upload 2023-11-01 03:59:37 -04:00
arcadez2003 40c457994d Merge pull request #1649 from libretro/arcadez2003-patch-3 
mstworld
 2023-10-31 22:26:34 +00:00
arcadez2003 a9eab878c4 Merge pull request #1648 from libretro/arcadez2003-patch-2 
Monsters World video stuff
 2023-10-31 22:26:23 +00:00
arcadez2003 cbe887d64d Merge pull request #1647 from libretro/arcadez2003-patch-1 
New working Monsters World
 2023-10-31 22:26:10 +00:00
arcadez2003 c711a0d870 mstworld 2023-10-31 22:25:53 +00:00
arcadez2003 7bdf57b5de Monsters World video stuff 2023-10-31 22:24:31 +00:00
arcadez2003 a6e6e44e55 New working Monsters World 
Happy Halloween :)
 2023-10-31 22:23:06 +00:00
arcadez2003 79aee414b6 Fixes additions and credits 2023-10-23 13:31:28 +01:00
mahoneyt944 c0afa9cf2f Add files via upload 2023-10-23 05:16:02 -04:00
grant2258 419021fc00 add dragoona (#1646) 2023-10-21 10:15:38 -04:00
mahoneyt944 912f435b61 Add files via upload 2023-10-21 04:53:55 -04:00
mahoneyt944 48f1c5bbb4 Update driver flags. 2023-10-21 04:41:43 -04:00
grant2258 e4935d64a8 fix dbzvrvs (#1644) 2023-10-21 04:26:30 -04:00
grant2258 bb7d918fa9 fix Fantastic Journey (#1643) 2023-10-21 04:25:04 -04:00
zorro2055 3cb60f8a87 Workaround to eliminate negative effects (no rotation) when invalid rotation code is selected. Invalid rotation code exists to workaround Guerilla War bug (#1642) 2023-10-19 08:53:27 -04:00
arcadez2003 695df35cf6 Fantastic Journey possible fix 2023-10-18 21:04:50 +01:00
mahoneyt944 e1719ffa2e Add files via upload 2023-10-12 07:01:07 -04:00
arcadez2003 0335c8926e forgot to remove prototype from the rom description 2023-10-09 23:17:08 +01:00
arcadez2003 619c8b94f1 Pack N Bang Bang switch to final retail release 
Pack'n Bang Bang [twistedsymphony, Hammy, ekorz, rtw]

Removed the prototype and we'll now use the final version 
which has some extra polish
 2023-10-09 23:15:10 +01:00
arcadez2003 ae56d31289 Merge pull request #1640 from 4shpool/master 
Add files via upload
 2023-10-08 23:30:59 +01:00
4shpool ea78a50a2f Add files via upload 
Added: mazeinv
 2023-10-08 18:25:50 +02:00
mahoneyt944 b13e614093 Add files via upload 2023-10-07 20:46:01 -04:00
mahoneyt944 cb3386c2dc System32 Fix background scrolld (#1639) 2023-10-06 08:21:11 -04:00
arcadez2003 7710d0c3eb New stuff and credits 2023-10-05 20:16:36 +01:00
mahoneyt944 1dece012e7 System32 log zoom factor (#1638) 2023-10-05 13:42:27 -04:00
arcadez2003 090df601be Merge pull request #1636 from libretro/arcadez2003-patch-3 
Update Centipede palette handling to MAME82
 2023-10-05 14:44:05 +01:00
arcadez2003 31e47d03f7 Merge pull request #1637 from libretro/arcadez2003-patch-4 
mazeinv
 2023-10-05 14:43:45 +01:00
arcadez2003 bec7506023 Merge pull request #1635 from libretro/arcadez2003-patch-2 
For Maze Invaders
 2023-10-05 14:43:05 +01:00
arcadez2003 2e712d1650 Merge pull request #1634 from libretro/arcadez2003-patch-1 
New working Maze Invaders (Atari prototype)
 2023-10-05 14:42:52 +01:00
arcadez2003 ab1ce8f1df mazeinv 2023-10-05 14:42:11 +01:00
arcadez2003 0053ae45a0 Update Centipede palette handling to MAME82 
Needed for Maze Invaders
 2023-10-05 14:40:39 +01:00
arcadez2003 e8bd2db9db For Maze Invaders 2023-10-05 14:37:48 +01:00
arcadez2003 442a839ad7 New working Maze Invaders (Atari prototype) 
0.121u2: Aaron Giles added 'Maze Invaders (prototype)' (Atari 1981).
 2023-10-05 14:36:22 +01:00
arcadez2003 cc6a2b0391 Solomon's Key hack around some game breaking protection calls 
0.91u1: David Haywood fixed? blanking out of levels at certain scores in Solomon's Key (solomon36b10yel). This appears to be some basic protection, needs further investigation.
 2023-10-05 13:56:27 +01:00
arcadez2003 0a8c91ea27 WWF Superstars fix some bad gfx 
0.97u1: Pierpaolo Prazzoli some bad sprites in WWF Superstars.

Some of Randy Macho Man Savage moves eg back suplex.
 2023-10-04 23:50:10 +01:00
mahoneyt944 9c7137f8a9 System32 Fix rad mobile stage transitions. (#1633) 2023-10-04 05:56:52 -04:00
mahoneyt944 c76d6ea5bb System32 Fix rowscroll / implement new flipping. (#1632) 2023-10-03 12:16:47 -04:00
mahoneyt944 63d624c17f System32 split zoom to it's own function (#1631) 2023-10-03 04:55:03 -04:00
mahoneyt944 e28af780b8 Add files via upload 2023-09-27 03:21:01 -04:00
arcadez2003 bdce39527e Mention the latest 2023-09-26 23:42:03 +01:00
arcadez2003 7c543ef481 Atomic Boy / Wily Tower now with sound and music 
0.138u1: hap fixed very low background music in Wily Tower.
0.126u5: Tomasz Slanina and Stefan Lindberg added sprite wrapping to Irem M63 driver.
0.126u3: Irem M63 [Stefan Lindberg]: Adjusted 2x AY-3-8910A frequencies to proper 1.5MHz.
0.125u6: Tomasz Slanina added sound emulation to Wily Tower and clone Atomic Boy.
0.125u3: Stefan Lindberg added clone Atomic Boy (revision B). Changed Z80 CPU1 and I8039 CPU2 clock speeds to 3MHz. 
0.124: RansAckeR fixed watchdog resets.
0.123u6: Machone and RansAckeR Added dipswitches 'Bonus Points Rate.
0.122u6: Changed I8039 CPU2 clock speed to 8MHz.
 2023-09-26 15:05:44 +01:00
arcadez2003 93f7845200 Mention some fixes and add some credits 2023-09-24 22:48:46 +01:00
arcadez2003 bdd9abedde Fix broken sound and missing inputs in Rim Rocking Basketball 
0.95u2: Aaron Giles fixed lack of announcer voices and P3/P4 controls in Rim Rockin' Basketball.
0.84: Aaron Giles fixed multiplay in Rim Rockin' Basketbal. Brian Troha improved dipswitches in Rim Rockin' Basketball. Added dipswitches 'Video Sync', 'Coin Slots' and 'Cabinet'.
 2023-09-24 22:34:54 +01:00
arcadez2003 a1ff7485de Merge pull request #1629 from libretro/arcadez2003-patch-4 
Spriteram is now shared
 2023-09-21 22:29:47 +01:00
arcadez2003 d4cc36cb28 Spriteram is now shared 2023-09-21 13:36:05 +01:00
mahoneyt944 09c04473e9 Remove multiple definition 2023-09-21 08:11:30 -04:00
arcadez2003 222b32bc6f Merge pull request #1627 from libretro/arcadez2003-patch-3 
Remove redundant flkatck video hacks
 2023-09-20 21:46:25 +01:00
arcadez2003 a009e4fa43 Merge pull request #1626 from libretro/arcadez2003-patch-2 
Flak Attack / MX5000 fixes cont
 2023-09-20 21:46:12 +01:00
arcadez2003 ce04eda93b Merge pull request #1625 from libretro/arcadez2003-patch-1 
Flak Attack / MX5000 improvements
 2023-09-20 21:45:59 +01:00
arcadez2003 5bb0cc4268 Remove redundant flkatck video hacks 2023-09-20 21:39:06 +01:00
arcadez2003 441c431362 Flak Attack / MX5000 fixes cont 2023-09-20 21:36:47 +01:00
arcadez2003 fa55e30ad1 Flak Attack / MX5000 improvements 
0.203: Fixed sprite-sprite priorities and removed hackish implementation in K007121. Sprites are double buffered. Fixes the ground bases has the highest priority value meaning that planes and bullets goes behind it [Angelo Salese, Dink].

Some bullets were getting hidden behind enemy bosses and
the sprite prios were incorrect more generally.
 2023-09-20 21:35:07 +01:00
arcadez2003 f9eed30e9d Contra improvements 
As per PCB info switch the main cpu to a HD6309 and change
the clock speeds on both CPU's to match measured values.

Removes slowdowns in game and fixes a possible crash after you
defeat the boss at the end of the stage containing the second 
enemy base.
 2023-09-20 21:27:54 +01:00
arcadez2003 94c3496b1e Merge pull request #1624 from 4shpool/master 
catver updated
 2023-09-18 19:51:44 +01:00
4shpool 0294852719 Add files via upload 
115 entries added, 9 removed
 2023-09-18 17:36:04 +02:00
4shpool e1557a79bd Merge branch 'libretro:master' into master 2023-09-18 17:33:32 +02:00
mahoneyt944 6c413c298f Add files via upload 2023-09-11 19:50:35 -04:00
arcadez2003 b72133ac05 mention the new PGM games 2023-09-09 21:57:23 +01:00
arcadez2003 a146f060eb py2k2 2023-09-09 21:12:13 +01:00
arcadez2003 cf23344e52 WIP Photo y2k2 
With thanks to IQ_132 and Haze
 2023-09-09 21:06:29 +01:00
arcadez2003 1d6b85fee5 Improve C++ to plain ole c conversion 
Also remove redundant pz2 machine start as we're using the
the ole IRQ4 disable patches for the Puzzli 2 games
 2023-09-09 19:55:45 +01:00
arcadez2003 7dab4451cc Merge pull request #1622 from MistyDreams/logerror 
fix logerror and change pgm printf to logerror
 2023-09-09 19:26:20 +01:00
MistyDreams e0a82be141 fix logerror and change pgm printf to logerror 2023-09-09 18:54:13 +01:00
arcadez2003 36f3d061e7 puzzli2 and puzzli2s 2023-09-08 21:27:54 +01:00
arcadez2003 5f335470f4 WIP Puzzli 2 and Puzzli 2 Super 
With thanks to IQ_132 and Haze
 2023-09-08 21:23:51 +01:00
arcadez2003 b0d18750ed Fix some comments from the last commit 
Street Fighter II' - The World Warrior now clocks at 10mhz all
the other versions of Street Fighter II and the following games 
now run at 12mhz...

Dai Makai-Mura
Capcom World 2
Final Fight 30th Anniversary Edition
Megaman / Rockman - the Power Battle
Pang 3
Pnickies
Quiz and Dragons
Quiz Tonosama no Yabou 2 Zenkoku-ban
Strider Hiryu (Japan set 1)
Varth
 2023-08-27 14:34:53 +01:00
mahoneyt944 e0f4c66ec4 Update bootstrap.c 2023-08-24 19:52:38 -04:00
arcadez2003 3091ddb45f Dogyuun main cpu clock is 12mhz confirmed 2023-08-21 15:43:05 +01:00
arcadez2003 671d3e481d Fix slowdowns in Dogyuun and likely others 2023-08-20 23:00:30 +01:00
arcadez2003 b3a143706d Mention the new one 2023-08-19 13:51:20 +01:00
arcadez2003 e7048e4170 Dogyuunto correct 6295 clock 
And better balance the sound
 2023-08-19 13:45:45 +01:00
arcadez2003 7a6d119048 Sigh 2023-08-19 02:36:31 +01:00
arcadez2003 f3c893e2cd dogyuunto 2023-08-19 02:30:14 +01:00
arcadez2003 aac6c20c8f Dogyuun add a new working set with full sound :) 
Dogyuun (location test, older) [Osso13, Mike J Moffitt]

Still WIP need to check the OKIM6295 clocks, balance the sound
levels if required and splice in some coin and region diffs for
this set if they're really needed.

With thanks to grant2258 as im using his shared ram calls he 
created for Ghox
 2023-08-19 02:27:15 +01:00
MistyDreams 0f7a9b8355 fix region (#1616) 2023-08-12 09:29:07 -04:00
mahoneyt944 5a4eb1e4da Add files via upload 2023-08-09 13:57:25 -04:00
MistyDreams 138893e6f2 update cps2 romsest to current mame since i fixed the decryption a while back (#1615) 
* update cps2

* update dat

* add sf2 lables from old code

* remove old

* add missing bootstraps

* cut error fixed

* add ROM_IGNORE needed for fixing gigaman2 bootleg

* update dat

* Revert "update dat"

This reverts commit a2009a79a2.

* Revert "add ROM_IGNORE needed for fixing gigaman2 bootleg"

This reverts commit 06e21801ec.

* dont include bootlegs until they are fixed, update dat as well
 2023-08-09 13:35:59 -04:00
arcadez2003 4406607dca CPS1 adjust clockspeed as per board type 
Street Fighter II' - Champion Edition now clocks at 10mhz all
the other versions of Street Fighter II and the following games 
now run at 12mhz...

Dai Makai-Mura
Capcom World 2
Final Fight 30th Anniversary Edition
Megaman / Rockman - the Power Battle
Pang 3
Pnickies
Quiz and Dragons
Quiz Tonosama no Yabou 2 Zenkoku-ban
Strider Hiryu (Japan set 1)
Varth
 2023-08-05 22:49:05 +01:00
MistyDreams ed20b64b07 fix cps vblank (#1614) 2023-08-03 22:24:38 -04:00
mahoneyt944 89298ff123 Add files via upload 2023-07-25 07:40:13 -04:00
arcadez2003 b4b499aacd mention the new set 2023-07-22 14:12:07 +01:00
arcadez2003 423f536a18 countrunb3 2023-07-22 14:09:25 +01:00
arcadez2003 af2a85078f Counter Run add another working set 2023-07-22 14:06:49 +01:00
MistyDreams 020efc01b4 stl force updates (#1611) 
* memory map fixes and video flag I missed

* clarify comment

* sort memerymap fix mwa
 2023-07-10 16:24:31 -04:00
mahoneyt944 6c37b976df Add files via upload 2023-07-08 11:47:53 -04:00
MistyDreams 9c7d3344bd remove pen fill not needed was from testing (#1610) 2023-07-08 11:03:30 -04:00
arcadez2003 aa9483fb32 once more 2023-07-08 14:46:54 +01:00
arcadez2003 41e7d82106 get rid of // 2023-07-08 14:45:46 +01:00
arcadez2003 c5bba9e35c Merge pull request #1609 from MistyDreams/stlforce 
compile fix
 2023-07-08 14:34:52 +01:00
arcadez2003 5f3068d39c Mention the new one and drop in some credits 2023-07-08 14:32:36 +01:00
MistyDreams 04eb7a1b1f compile fix 2023-07-08 14:22:17 +01:00
arcadez2003 3af552873f Merge pull request #1608 from MistyDreams/stlforce 
backport mamedev fixes for stlforce, add mortalr
 2023-07-08 14:14:32 +01:00
MistyDreams bdc942211f backport mamedev fixes for stlforce, add mortalr 2023-07-08 12:36:24 +01:00
4shpool 3a02e0dc17 Add files via upload (#1606) 
Added guts. !haven't verified it, so I hope it really is: Guts n' Glory (prototype) [http://adb.arcadeitalia.net/dettaglio_mame.php?game_name=guts&arcade_only=0&autosearch=1]
 2023-06-30 21:39:23 -04:00
4shpool d08c7a5eb2 Add files via upload 
Added guts. !haven't verified it, so I hope it really is: Guts n' Glory (prototype) [http://adb.arcadeitalia.net/dettaglio_mame.php?game_name=guts&arcade_only=0&autosearch=1]
 2023-07-01 01:43:33 +02:00
mahoneyt944 71766e8f0c Add files via upload 2023-06-19 11:39:00 -04:00
mahoneyt944 891264bca3 Guts speedup 2023-06-19 11:30:59 -04:00
arcadez2003 5caabb169f Credit Mahoneyt944 for fixing Gut's N' Glory 2023-06-19 14:53:31 +01:00
arcadez2003 87ae927539 Mahoneyt944 fix coinage issues for Gut's N' Glory 2023-06-19 14:51:35 +01:00
arcadez2003 2ec0caa3bb Another for the pot 2023-06-17 23:34:23 +01:00
arcadez2003 5e1b4bbc08 guts 2023-06-17 23:08:03 +01:00
arcadez2003 bae5a79322 Guts video 2023-06-17 23:04:53 +01:00
arcadez2003 1df09d273c Hookup the new video code 2023-06-17 23:03:46 +01:00
arcadez2003 7198ad2fba New Working Game 
Gut's N' Glory (Atari Prototype)
 2023-06-17 23:02:51 +01:00
mahoneyt944 56be1182df Make sonic controls more playable 2023-06-11 20:33:34 -04:00
mahoneyt944 1af4b556f7 Fix alien3 enter initials high score screen. (#1603) 2023-06-08 09:44:50 -04:00
mahoneyt944 966c10ed34 Add files via upload 2023-06-07 20:56:29 -04:00
mahoneyt944 33b20043b8 Hook up protection for jleague (#1602) 2023-06-07 20:35:13 -04:00
mahoneyt944 f71f0abcb5 Fix sonic attract screen graphics (#1601) 2023-06-06 20:55:35 -04:00
mahoneyt944 cd49b89ede namcos2 split build wip - required reduction to build (#1600) 2023-06-05 22:33:30 -04:00
mahoneyt944 f40335e800 match to current 2023-06-04 23:05:23 -04:00
mahoneyt944 4061b719fe Sonic 2023-06-04 22:31:46 -04:00
mahoneyt944 16f6c696d9 more split drivers (#1599) 2023-06-04 20:24:18 -04:00
mahoneyt944 13e588ec3b Update .gitlab-ci.yml 2023-06-04 16:33:21 -04:00
mahoneyt944 40a0a2e392 Update .gitlab-ci.yml 2023-06-04 16:23:33 -04:00
mahoneyt944 4ca349c84f Add files via upload 2023-06-02 21:08:18 -04:00
mahoneyt944 bcb814002c Add note 2023-06-02 14:30:06 -04:00
mahoneyt944 21e8f8ac0b Same for multi32 2023-06-02 13:27:47 -04:00
mahoneyt944 00ead5d666 More safeguards to prevent system32 draw crashes (#1597) 2023-06-02 09:33:22 -04:00
mahoneyt944 d71dbc1b57 Prevent more draw crashes (#1596) 2023-06-01 21:28:21 -04:00
mahoneyt944 d013fdf977 Random read / write - misty 2023-06-01 17:13:08 -04:00
mahoneyt944 d8f12a0220 Update system32.c 2023-06-01 12:35:18 -04:00
mahoneyt944 e460eb1a29 Fix sonic set (#1594) 2023-06-01 12:15:37 -04:00
mahoneyt944 e940e1a16f system32 fix sonic crash 2023-06-01 10:57:54 -04:00
arcadez2003 1c1e9b7687 Some changes 
Add protection for Dark Edge still not playable hooked up protection and fixed rom loading for Dragon Ball Z V.R.V.S.
testing will be required to see if it works in this core or not.
 2023-05-31 23:14:34 +01:00
mahoneyt944 a2f76b2c4e Hack to bypass network check radr and update dip 2023-05-28 14:46:48 -04:00
mahoneyt944 c2053dd23b Update .gitlab-ci.yml 2023-05-26 21:20:38 -04:00
mahoneyt944 cc2e1fe5bb Update .gitlab-ci.yml 2023-05-26 21:19:34 -04:00
mahoneyt944 b9966def4e Hack videoram to fix bitmap in radr (#1590) 2023-05-24 20:41:52 -04:00
arcadez2003 471ea5ac1b missed one 2023-05-24 14:46:23 +01:00
arcadez2003 756ccb779c Small Gfx fixes for Rad Mobile / Rally 2023-05-24 14:40:16 +01:00
mahoneyt944 48b7cd0522 Don't forget the flips 2023-05-24 00:21:01 -04:00
mahoneyt944 c6a799c425 Also update scroll multi32 2023-05-23 18:31:22 -04:00
mahoneyt944 77826515fb Fix scrolld in jpark - jeep bounce 
Seems to work fine with other games, need to test more though. Likely the same change needed for multi32.
 2023-05-23 14:38:34 -04:00
arcadez2003 dd704f41f3 Improve SlipStream Slightly 
Fixed broken sprites hooked up the inputs, color mixing for the sprite layers is still wrong and no sound as yet banking issue likely.
 2023-05-21 23:57:01 +01:00
mahoneyt944 d44ef2350b Revert (#1589) 2023-05-19 22:24:32 -04:00
mahoneyt944 f52a75644d Allow sprites to mix for alien3, fixes priority issues. (#1588) 2023-05-19 13:18:09 -04:00
mahoneyt944 c0b4997051 Jpark fix jeep flicker. (#1586) 
Manually mix layers.
 2023-05-17 20:23:21 -04:00
mahoneyt944 cb5043777a Update .gitlab-ci.yml 2023-05-17 08:10:29 -04:00
arcadez2003 7f357c5e06 Small Gfx fix for Cannon Dancer / Osman 
For the truck on the last level [HAZE]
 2023-05-14 14:50:17 +01:00
mahoneyt944 ae4e3ecac1 split drivers (#1584) 2023-05-13 23:56:26 -04:00
mahoneyt944 7454b53f05 split drivers (#1583) 2023-05-12 23:58:16 -04:00
mahoneyt944 7bbcf469b1 split drivers (#1582) 2023-05-11 20:34:51 -04:00
mahoneyt944 ba41a3defe split drivers (#1580) 
start "b" drivers
 2023-05-11 13:53:40 -04:00
mahoneyt944 26437fde9b finish "a" split drivers (#1579) 2023-05-09 18:28:33 -04:00
mahoneyt944 f47cba8b11 Add PS3 build (#1578) 2023-05-09 11:26:20 -04:00
mahoneyt944 379d50b456 Fix All Mortal Kombat games to default control layout (#1577) 
* Update midwunit.c

* Update midtunit.c

* Update midyunit.c

* Update .gitlab-ci.yml

* Update controls.c

* Update .gitlab-ci.yml
 2023-05-09 10:11:01 -04:00
mahoneyt944 07485ae940 split drivers (#1575) 2023-05-08 21:36:57 -04:00
mahoneyt944 9af3976990 Speed change for Wii 2023-05-08 14:16:24 -04:00
mahoneyt944 cafc5561fe split drivers (#1574) 2023-05-07 19:45:20 -04:00
mahoneyt944 89fb66229c 4 more split drivers (#1573) 2023-05-06 23:58:14 -04:00
mahoneyt944 bd51a0b1fe split drivers (#1572) 2023-05-04 23:20:51 -04:00
mahoneyt944 c58084c51a More split drivers (#1570) 2023-05-03 23:07:05 -04:00
mahoneyt944 7f6ac8455a Fix flip in tempest cocktail (#1569) 2023-05-03 23:02:37 -04:00
mahoneyt944 7400d8290b add more split drivers (#1567) 2023-05-03 17:38:38 -04:00
mahoneyt944 a9d71ca339 Wii skeleton core (#1566) 2023-05-02 18:31:47 -04:00
mahoneyt944 f992c9a035 Fix mk2 text (#1563) 2023-04-24 12:12:57 -04:00
mahoneyt944 b8a0db71ff Return instead of exit on duplicate function register (#1562) 2023-04-23 22:18:46 -04:00
mahoneyt944 42c09141c4 Update ddragon.c 2023-04-23 21:15:13 -04:00
mahoneyt944 03464271d6 Fix typo 2023-04-23 20:06:38 -04:00
mahoneyt944 27823d7192 Remove flash 2023-04-21 00:18:22 -04:00
mahoneyt944 8f4e0ecf34 Add files via upload 2023-04-19 07:38:19 -04:00
Marcus T 0497f72daf Update XML schema for driver status (#1559) 2023-04-19 07:29:21 -04:00
mahoneyt944 0b030b9e9d Crosshair 45 deg loop (#1558) 2023-04-17 14:33:44 -04:00
arcadez2003 d5e42aa060 FPS has now been confirmed for Top Driving 2023-04-12 14:06:28 +01:00
mahoneyt944 f2018dfc2d Add files via upload 2023-04-06 10:06:14 -04:00
arcadez2003 f146ea961e Fix VIOSTORM attract mode glitch 
With thanks to dink and scandy
 2023-04-03 20:43:02 +01:00
mahoneyt944 0208cc9924 OST - generate_ost_sound routine (#1556) 2023-04-01 16:53:40 -04:00
4shpool 83e4f7d40d added topdrive (#1555) 2023-04-01 16:16:31 -04:00
arcadez2003 4eea3d4d1c Mention the new one 2023-03-31 20:43:42 +01:00
arcadez2003 50e97e91b1 topdrive 2023-03-31 19:39:40 +01:00
arcadez2003 edf18a8809 Topdrive video code 2023-03-31 19:37:47 +01:00
arcadez2003 700bea86f6 New Working Game Top Driving 
[ClawGrip, Museo del Recreativo, Recreativas.org, David Haywood]
 2023-03-31 19:36:14 +01:00
mahoneyt944 aa0bc2d268 OST reductions 2023-03-30 12:51:31 -04:00
mahoneyt944 02bbcf6f86 OST - remove variable / invoke default volume control 2023-03-30 10:23:30 -04:00
mahoneyt944 0b9309d9d8 Add files via upload 2023-02-21 16:14:35 -05:00
arcadez2003 acd45da2ec hmm 2023-02-21 20:31:02 +00:00
arcadez2003 5a6db85846 shootgal gunsights 2023-02-21 20:04:12 +00:00
arcadez2003 db769cc0ca Shooting Gallery Fix and make playable 2023-02-21 20:02:21 +00:00
arcadez2003 b0f3b7bd10 Correct screen Rotation for Special Forces 1/2 2023-02-21 19:25:35 +00:00
arcadez2003 cc2ddd5458 Mention the sound fixes B-Rap Boys And GTMR games 2023-02-20 15:02:07 +00:00
mahoneyt944 ecc722cb5f Add files via upload 2023-02-12 20:49:48 -05:00
arcadez2003 f5ce5d301c updatey 2023-02-12 23:26:40 +00:00
arcadez2003 981fe9b338 Add sound for Special Forces 
Taking ideas from current MAME i've added sound for both Special Forces games
 2023-02-12 23:23:44 +00:00
mahoneyt944 2bd4ba1be0 Check option first 2023-02-10 07:52:52 -05:00
mahoneyt944 8337a2ad73 Allow paddle too 2023-02-10 07:44:05 -05:00
mahoneyt944 0db1cbe704 Update core_options.c 2023-02-09 10:08:46 -05:00
mahoneyt944 d757c21d0f Add options for paddle controls 2023-02-09 09:40:54 -05:00
arcadez2003 9f2dffe5ff Actually not sure you can add port masking via a port map in 78 so revert 2023-02-04 21:35:20 +00:00
arcadez2003 41d8e2e425 Add 8-bit masking for the sound ports 2023-02-03 19:36:08 +00:00
arcadez2003 62408bb3c4 Fix B Rap Boys sound pops and gtmr 1 and 2 sample banking 2023-02-03 19:31:45 +00:00
mahoneyt944 92d1f6e814 Add files via upload 2023-01-31 16:56:24 -05:00
mahoneyt944 90d84caf9e Remove deadzone core option (#1549) 2023-01-31 11:25:22 -05:00
arcadez2003 02a3d2a000 Alpha Blending + more fixes 
Fixed missing gfx in Deroon DeroDero 
Fixed sound clock freq's
Properly synch between the M68k and Z80 CPU's
Renamed romsets to Toukidenshou - Angel Eyes
Disabled EEPROM CPU 3 rom loading as there is no dump for them this prevents warnings when the games boot.
 2023-01-28 19:31:17 +00:00
mahoneyt944 e0d4ece3b2 Revert for now (#1547) 2023-01-27 22:19:17 -05:00
mahoneyt944 d3d07b2eb7 Make double 2023-01-27 21:23:51 -05:00
mahoneyt944 a9613c5b11 Allow more range at the high limit. 2023-01-27 18:19:10 -05:00
mahoneyt944 bf4f26f6fd Fix scale c89 2023-01-27 16:29:17 -05:00
mahoneyt944 3ed410ea73 Lockload crosshairs - incomplete wip (#1543) 2023-01-26 08:34:38 -05:00
arcadez2003 c4b556fdb5 Merge pull request #1542 from 4shpool/master 
5 entries added to catlist
 2023-01-24 21:03:59 +00:00
arcadez2003 995cee485e Might as well mention the new stuff 2023-01-24 21:01:51 +00:00
arcadez2003 7cc1688669 Correct OKIM6295 Freq and Vblank Timing 2023-01-24 20:51:54 +00:00
4shpool fd3820efef 5 entries added to catlist 
bigfight, cyclwarr, deroon2, roundup5 and tkdensha
 2023-01-24 21:28:42 +01:00
mahoneyt944 3f377aeba3 Add files via upload 2023-01-24 11:43:21 -05:00
arcadez2003 b8213ff599 Merge pull request #1541 from libretro/arcadez2003-patch-15 
new Deroon set and add in the year and manufacturer
 2023-01-24 15:49:47 +00:00
arcadez2003 e877ace351 Merge pull request #1540 from libretro/arcadez2003-patch-14 
Fixes
 2023-01-24 15:49:34 +00:00
arcadez2003 8a0ef0f493 new Deroon set and add in the year and manufacturer 2023-01-24 15:49:14 +00:00
arcadez2003 2af7f3ca9d Fixes 
Deroon DeroDero now boots
Touki Denshou -Angel Eyes crash problems seem to be fixed
Added an English set for Deroon DeroDero

Still to do add back in the gfx improvements for Deroon DeroDero
 2023-01-24 15:42:26 +00:00
libretroadmin 7d2f5c21c9 Use C comments instead of C++ comments for C source files 2023-01-24 03:00:14 +01:00
arcadez2003 ef14861d8e Merge pull request #1538 from libretro/arcadez2003-patch-13 
new clone set
 2023-01-23 23:58:07 +00:00
arcadez2003 609e8c43dd Merge pull request #1537 from libretro/arcadez2003-patch-12 
tecmosys watchdog
 2023-01-23 23:57:52 +00:00
arcadez2003 c48d49e706 Merge pull request #1536 from libretro/arcadez2003-patch-11 
Create a new watchdog for the Tecmosys games
 2023-01-23 23:57:38 +00:00
arcadez2003 2b38212664 Merge pull request #1535 from libretro/arcadez2003-patch-10 
Tecmosys current WIP
 2023-01-23 23:57:13 +00:00
arcadez2003 6b795e0243 new clone set 2023-01-23 23:56:54 +00:00
arcadez2003 758a3a573b tecmosys watchdog 2023-01-23 23:54:18 +00:00
arcadez2003 e9a6173d05 Create a new watchdog for the Tecmosys games 2023-01-23 23:52:39 +00:00
arcadez2003 030e54907f Tecmosys current WIP 
Derron Dero Dero = Not working
Touki Denshou -Angel Eyes = Working however as per WIP dev comments it can crash
 2023-01-23 23:50:49 +00:00
mahoneyt944 6a475f7399 Inline 2023-01-21 13:07:58 -05:00
mahoneyt944 86b4abf6b2 Update tatsumi.c 2023-01-21 11:16:53 -05:00
mahoneyt944 6ec15145e8 Update tatsumi.c 2023-01-21 11:03:43 -05:00
mahoneyt944 57c5796c48 Update tatsumi.c 2023-01-21 10:56:55 -05:00
MistyDreams fb230aad1e Tatsumi add files for arcadez (#1531) 
* add arcadez wip

* arcadez fix input

* add new files form arcadez

* fix comments
 2023-01-21 10:16:53 -05:00
mahoneyt944 a3c987880c Core option to disable input toggle (#1530) 2023-01-20 13:57:06 -05:00
4shpool 926d85c940 catver.ini updated (#1526) 
* Add files via upload

53 entries added, 2 renamed

* Add files via upload

8 entries added, 2 renamed
 2023-01-18 13:18:35 -05:00
mahoneyt944 d491ec4ad9 Add files via upload 2023-01-17 10:33:13 -05:00
MistyDreams f34453af7f Updates (#1525) 
* convert cpp comments and add alexkidd1 fighter encrypted sets as working

* make the core c89 compatable like it should be
 2023-01-17 08:17:04 -05:00
mahoneyt944 ec4bb7b7e5 Add files via upload 2023-01-16 07:42:51 -05:00
MistyDreams b30ebee2d9 add sega fd1089 decyption and add all aurail sets (#1524) 
* add sega fd1098 decrption and add all aurail sets

* games to add when I have time

* dunkshot boots looks like the tilmaps/inputs need fixed/done

* add the other games as not working all are working accept sunkshot gfx issues

* fix dunkshot gfx

* small fix for reset with encryption

* add customio support for easier porting

* hook up custom inits

* start sdi inputs

* fix sdi inputts

* finish up
 2023-01-15 14:37:24 -05:00
arcadez2003 1dd0eba80c drop in some more credits 2023-01-14 20:09:57 +00:00
arcadez2003 281acd239f Free Kick make the official version work 
0.143u5: Charles MacDonald and The Dumping Union fixed Free Kick - Game now playable. Added maincpu rom (ns6201-a_1987.10_free_kick.cpu - 52k).
 2023-01-14 19:56:26 +00:00
4shpool 6726ad759d 4shpool patch 2 (#1523) 
* Add files via upload

53 entries added, 2 renamed

* Update catver.ini

Added radarscp1, radarscpc
 2023-01-11 12:53:24 -05:00
arcadez2003 fffe8d17ab Metal Blast Fix missing gfx effect 
megablst and clones: Shield powerup aura on option is missing {HAZE]
 2023-01-10 23:18:14 +00:00
4shpool 3e666d814f 4shpool patch 1 (#1520) 
* Add files via upload

53 entries added, 2 renamed

* Update catver.ini

53 entries added, 2 renamed since 20220331
 2023-01-09 09:47:16 -05:00
mahoneyt944 a9672c4bf8 Add files via upload 2023-01-09 09:32:59 -05:00
arcadez2003 8d61636bd2 Zero Hour Improvements 2023-01-08 22:41:02 +00:00
arcadez2003 85b55f2b92 Make the background sound loop well constantly loop 2023-01-08 20:06:04 +00:00
arcadez2003 847832af18 Fix missing Red Asteroid Hit Sample Sounds 2023-01-08 19:31:59 +00:00
arcadez2003 40bd18a356 Merge pull request #1518 from MistyDreams/zero 
zerohour fix samples
 2023-01-08 19:27:55 +00:00
MistyDreams e31c8116ca fix samples 2023-01-08 19:03:47 +00:00
arcadez2003 20ead953b4 Zero Hour samples not 100% yet [dink] [Otto_Pylotte] 2023-01-07 21:27:00 +00:00
arcadez2003 77eb396fd4 zero hour, fix tiles, sprite colors, bullet color and width [Hap] dink] 2023-01-07 21:20:44 +00:00
libretroadmin 8c1b19c61f Fix initial for loop declarations 2023-01-05 19:06:21 +01:00
MistyDreams 3a12fda068 update radarscp and add updated shootgal rom (#1509) 2023-01-05 11:29:40 -05:00
mahoneyt944 f4cf2dd027 Add files via upload 2023-01-05 07:49:56 -05:00
MistyDreams fc34ab6986 fix marioe and palette total (#1516) 2023-01-03 20:25:18 -05:00
arcadez2003 44d02349a2 hmmm 2023-01-01 23:53:26 +00:00
arcadez2003 f81297eb63 megasys1 updates 2023-01-01 19:51:00 +00:00
arcadez2003 efcb9caf8a Merge pull request #1514 from libretro/arcadez2003-patch-8 
kazan and edfu
 2023-01-01 19:32:19 +00:00
arcadez2003 37c1ce2394 Merge pull request #1513 from libretro/arcadez2003-patch-7 
megasys1 finished
 2023-01-01 19:32:07 +00:00
arcadez2003 3631d8d370 Merge pull request #1512 from libretro/arcadez2003-patch-6 
megasys1 cont
 2023-01-01 19:31:54 +00:00
arcadez2003 c8a3a254cd Merge pull request #1511 from libretro/arcadez2003-patch-5 
Jaleco Mega System 1 improvements
 2023-01-01 19:31:41 +00:00
arcadez2003 1177518a15 kazan and edfu 2023-01-01 19:31:23 +00:00
arcadez2003 fe9dae3453 megasys1 finished 2023-01-01 19:25:27 +00:00
arcadez2003 62e8f31f3f megasys1 cont 2023-01-01 19:24:12 +00:00
arcadez2003 60bfb60bdc Jaleco Mega System 1 improvements 
Fixed gfx priorities 64th. Street - A Detective Story by hooking up the missing prios prom
Added new prio proms for the other games which were missing it Big Striker, Chimera Beast and Iga Ninjyutsuden
Hooked up sprite buffering to fix some shaky sprites which affected all games on this system
Fixed broken sound in Hachoo and Kick Goal
Added new correct sound roms for Big Striker and Kick Goal
Added support for Ninja Kazan which is the English version of Iga Ninjyutsuden and E.D.F. : Earth Defense Force (North America)
 2023-01-01 19:22:52 +00:00
mahoneyt944 b8c90d9b3c Add files via upload 2022-12-29 15:14:47 -05:00
arcadez2003 b3c0d6db39 updates 2022-12-29 19:17:57 +00:00
arcadez2003 eba3d6144e docastle.c improvements 
Fixed mem maps and hooked up the inputs correctly via new CPU1 IO ports
Tweaked CPU1 clock speed  to 3.9 MHz (Dip switches now work correctly for all the games)
Third CPU hooked up correctly for all the games and added missing CPU3 dumps to Mr. Do's Wild Ride and Kick Rider
Fixed Indoor Soccer broken sound by adding new code to handle the MSM5205 correctly.
 2022-12-29 14:41:52 +00:00
mahoneyt944 918f94a52b Add files via upload 2022-12-25 09:53:25 -05:00
arcadez2003 f873e768ee Merge pull request #1507 from MistyDreams/omega 
omegarace spinner update [mamedev]
 2022-12-24 20:01:11 +00:00
MistyDreams de117504ea omegarace spinner update [mamedev] 2022-12-24 15:56:05 +00:00
MistyDreams d26ef91553 add resnet to mario add 2 missing sets and fix dip switches (#1504) 2022-12-24 09:39:39 -05:00
MistyDreams bd02bf2ef7 fix pestplce sprites in hopes the pallete is fixed one day (#1505) 2022-12-24 09:35:58 -05:00
MistyDreams 6c9dd2cd48 Resnet update (#1506) 
* update to resnet 142u2 and update palette normalize acoording to changes brings is inline with mame current

* remove old normalize
 2022-12-24 09:34:40 -05:00
arcadez2003 92154f8c2e Update CHANGELOG.md 2022-12-23 23:13:02 +00:00
arcadez2003 2510e857b0 Fix the last boss missing energy bar in Dragon Gun 
0.115u1: R. Belmont and Ryan Holtz fixed carry flag calculation for SUB/SBC/CMP family instructions in the ARM core. 
This fixes energy of last guy in Dragon Gun.
 2022-12-23 20:06:00 +00:00
arcadez2003 e5be46e100 Prevent Dragon Gun from locking up on the last boss 
0.149u1:  Some findings about the DVI playback In Dragon gun, also stopped the hang when killing the last boss [David Haywood].
 2022-12-22 23:39:20 +00:00
arcadez2003 b0f22e6c8d nslasheru 2022-12-21 19:32:25 +00:00
arcadez2003 8641b827ab Add Night Slashers USA Set 
Uncencored on a par with the Over Seas set but gore is enabled by default, different sound CPU HUC6280 which
caused me some trouble setting up the different IRQ commands via the prot ports, also added a new speedup address for the USA set

0.150: Smitdogg and The Dumping Union added clone Night Slashers (US Rev 1.2, HuC6280 Sound CPU)..
 2022-12-21 19:30:03 +00:00
mahoneyt944 3249de7cea Add files via upload 2022-12-20 07:47:43 -05:00
MistyDreams cb4049518f fix dkong3j and dkong3b colors (#1502) 
* fix dkong3j and dkong3j colors

* update doc

* pretty in pink notes.... copy pasta fix

* cleanups

* fix

* reorder
 2022-12-20 07:23:40 -05:00
mahoneyt944 a84a95c961 Add files via upload 2022-12-19 21:09:27 -05:00
mahoneyt944 b6019e6867 nbajam te rewind support (#1501) 
* Update midtunit.c

* Update driver.c

* Update .gitlab-ci.yml

* Update .gitlab-ci.yml
 2022-12-19 20:26:39 -05:00
mahoneyt944 d7579d7c3c Nbajamte is parent (#1500) 2022-12-19 10:48:07 -05:00
MistyDreams 6493fe876a add dkong3 resnet colors (#1498) 2022-12-18 15:07:26 -05:00
arcadez2003 8f689fd8c9 Add missing P2 inputs Space War (Leijac) 
0.90u4: Steve Ellenoff added missing Player 2 controls to clone Space War (Leijac). Added 'Coinage' dipswitch.
 2022-12-18 14:44:23 +00:00
MistyDreams c7eb9822d6 fix malloc and add res set colors for easier porting (#1497) 
* fix malloc and add res set colors for easier porting

* fix res_palette_set_colors to work with offsets
 2022-12-17 22:10:23 -05:00
mahoneyt944 71cb57025c Try 2022-12-16 19:11:19 -05:00
MistyDreams 4d47ebefb8 add new resnet interface and fix dkong as an example (#1496) 2022-12-16 17:36:39 -05:00
arcadez2003 dc90a6ad07 Some progress with Hard Times sound 
Sound now works in Hard Times but it causes the game to slow down to a crawl leaving it disabled 
for now until i find the time to investigate further
 2022-12-15 22:53:25 +00:00
mahoneyt944 c3cc141d53 Add files via upload 2022-12-12 14:14:33 -05:00
mahoneyt944 214770c2a1 Port from 2003 (#1495) 
* Update dkong_vidhrdw.c

* Update dkong.c
 2022-12-12 13:49:01 -05:00
arcadez2003 bc8034c428 Improve somewhat 2022-12-09 23:32:07 +00:00
mahoneyt944 8e722788c1 Add files via upload 2022-12-09 09:19:37 -05:00
arcadez2003 cf9d8aafae tidy 2022-12-09 13:30:51 +00:00
arcadez2003 8aafa9d05c Deco Cassette changes 2022-12-08 20:35:37 +00:00
arcadez2003 8838c7d7a8 hook in new deccass sets 2022-12-08 20:19:56 +00:00
arcadez2003 93f136337b Merge pull request #1493 from libretro/arcadez2003-patch-4 
decocass big update final part
 2022-12-08 20:16:56 +00:00
arcadez2003 c9567f29cb Merge pull request #1492 from libretro/arcadez2003-patch-3 
decocass big update part 3
 2022-12-08 20:16:37 +00:00
arcadez2003 0b5d8d9a1e Merge pull request #1491 from libretro/arcadez2003-patch-2 
decocass big update part 2
 2022-12-08 20:16:24 +00:00
arcadez2003 c674416dd1 Merge pull request #1490 from libretro/arcadez2003-patch-1 
Decocass big update part 1
 2022-12-08 20:16:10 +00:00
arcadez2003 6746febb7e decocass big update final part 2022-12-08 20:08:57 +00:00
arcadez2003 51568444a5 decocass big update part 3 2022-12-08 20:07:44 +00:00
arcadez2003 d384a6a0d8 decocass big update part 2 2022-12-08 20:05:43 +00:00
arcadez2003 76e7239615 Decocass big update part 1 
Add additonal bios type A set
Add support for 4 more games
Highway Chase now works allbeit with some gfx issues
Backport Haze gfx fix for Manhattan and Highway Chase
Fix colours for most of the games
 2022-12-08 20:03:35 +00:00
mahoneyt944 2a89bca81e Add files via upload 2022-12-05 08:44:48 -05:00
arcadez2003 00302ae29c Hmmm 2022-12-03 23:15:27 +00:00
arcadez2003 1557b859cc Update CHANGELOG.md 2022-12-03 23:12:57 +00:00
arcadez2003 a92d40e016 sonic2mb 2022-12-03 23:08:24 +00:00
arcadez2003 7036b95ae5 Might as well support this one 
We have the code already and since it's a drop in why not add it

New Working game Sonic The Hedgehog 2 (Bootleg Of Megadrive Version)
 2022-12-03 23:07:02 +00:00
arcadez2003 f5d2d70430 Update CHANGELOG.md 2022-12-02 19:21:09 +00:00
arcadez2003 5269c0c448 Undercover Cops fix speedup addresses for the japan sets 
With thanks to BMC and Scandy
 2022-12-02 19:19:10 +00:00
mahoneyt944 92c0885b22 Add files via upload 2022-12-02 14:02:26 -05:00
arcadez2003 12b4c90b91 Test Lode Runner The Dig Fight with Region settings 2022-12-02 15:58:38 +00:00
arcadez2003 1584977db1 New working and credits 2022-12-02 14:51:16 +00:00
arcadez2003 231842c171 backfirt 2022-12-02 14:48:42 +00:00
arcadez2003 75f3092886 New working game Tecmo's Back Fire 2022-12-02 14:45:51 +00:00
arcadez2003 d22f343163 Update CHANGELOG.md 2022-12-02 14:42:59 +00:00
arcadez2003 2a84481f03 Improve the sound for Congo Bongo 
0.104u8: Chris Law and Aaron Giles fixed second SN76496 on Congo Bongo to have the correct frequency (1MHz).
0.104u6: Chris Law improved samples support for Congo Bongo. Replaced all samples with new ones.
 2022-12-02 14:39:14 +00:00
mahoneyt944 decbfe79a8 Prevent overflow with name as well. 2022-11-30 16:59:25 -05:00
mahoneyt944 d9c151c4d6 Fix define in formatted string (#1488) 2022-11-29 23:42:50 -05:00
mahoneyt944 15d060afeb Prevent overflow of description (#1487) 2022-11-29 19:32:14 -05:00
arcadez2003 4537e24549 Update CHANGELOG.md 2022-11-29 20:36:50 +00:00
arcadez2003 8dd631bcb2 Fix colours for Taxi Driver add proms and palette init 
0.147u4: Zab and Angelo Salese added color prom to 'Taxi Driver', and fixed colors in it.
 2022-11-29 20:34:45 +00:00
mahoneyt944 5dd4a30500 Fix maxforce screen size / crosshair for absolute input (#1486) 2022-11-21 03:13:48 -05:00
arcadez2003 b0525f6bfc Merge pull request #1485 from libretro/arcadez2003-patch-1 
Updatey
 2022-11-20 23:47:50 +00:00
arcadez2003 1654a0c039 Updatey 2022-11-20 22:22:05 +00:00
arcadez2003 6bdb7be5ec FFS remove dev code and comments 2022-11-20 21:57:34 +00:00
arcadez2003 36871ff63d Sound improvements for The Legend Of Silkroad 
Adds some missing SFX and speech to the game eg when the special moves trigger "ice storm" etc etc

MAME WIP
0.129u5: Angelo Salese fixed sound not playing in Silkroad.
0.129u4: Pierpaolo Prazzoli added effect sound banking to Silkroad.
 2022-11-20 21:55:33 +00:00
mahoneyt944 b2b642c517 Add files via upload 2022-11-16 09:36:43 -05:00
mahoneyt944 369dd20a68 Fix rom loading and add set 2 (woodpeca) (#1481) 2022-11-16 08:56:13 -05:00
mahoneyt944 89c43d62c0 Add files via upload 2022-11-15 21:26:01 -05:00
arcadez2003 58cd144b11 If we dont tell em they wont know :) 2022-11-15 22:22:54 +00:00
arcadez2003 ae88d3a4c9 Small gfx fix for Mario Bros 
Upon hitting the POW box the screen should shake up and down not left and right as was the case here.
 2022-11-15 22:14:41 +00:00
arcadez2003 522c5b0601 woodpek 2022-11-15 22:10:08 +00:00
arcadez2003 1a84070cc4 New working game Woodpecker 
0.101u3: Pierpaolo Prazzoli fixed inputs in Woodpecker. Added Button1 for Player 1/2. Removed 'Difficulty' and a 'Unknown' dipswitch.

0.88u4: Tomasz Slanina and Pierpaolo Prazzoli fixed Woodpecker - Game now playable. Added new cpu1 rom ($b000), gfx1/2 roms 
and proms ($0, 20). 8th November 2004: Guru - You've probably noticed in MAME 0.88u4 that Woodpecker is now working. 
Here's a few pics of the protection module after I unearthed it. Actually 'unearthed' might give you a false impression. 
You could be mistaken for thinking that the mess on top of the PCB is sand. It's not though, it's epoxy resin. 
Though it seems like the manufacturer forgot to read the resin mixing instructions because several parts came off in BIG chunks. 
Also the resin didn't fully encase the PCB. I guess they ran out of resin or something. Lucky for us!

0.88u3: Guru and Dan Even added 'Woodpecker (set 1)' (Amenip (Palcom Queen River) 1981) and clone (set 2).
 2022-11-15 22:08:39 +00:00
arcadez2003 7478b34302 Forgot one 2022-11-14 23:32:51 +00:00
arcadez2003 b5e55c9820 Mention the improvements 2022-11-14 23:03:57 +00:00
arcadez2003 9831bccec4 Prevent The Electric Yo-Yo from hanging during the attract mode 
0.100u2: MASH bumped interleave in Electric Yo-Yo to avoid attract mode hang.
0.91u1: Nicola Salmoria fixed hang in Electric Yo-Yo attract (elecyoyo055yel).
 2022-11-14 22:04:59 +00:00
arcadez2003 8df01583bf Taitosj big update final part 2022-11-14 21:52:38 +00:00
arcadez2003 cb8dbb62f5 Taitosj big update cont 2022-11-14 21:51:33 +00:00
arcadez2003 cf1d3a9eca Update some parts of Taitosj to MAME 106 
Many improvements to the emulation of the games in this driver

MAME WIP

Alpine Ski
0.96u2: Nicola Salmoria fixed sprite hardware collision detection. 
This fixes bonuses in Alpine Ski.

Bio Attack
0.96: Peter Sealy fixed collision detection in Bio Attack 
and added missing RAM to the Taito SJ memory map.

Elevator Action
0.96u2: Nicola Salmoria fixed several sprite priority issues in Elevator Action 
and the car wrapping around at the end of a level. Added sprite clipping at the sides of the screen. 
This was verified to happen on the real board, and it affects bullets wrapping around in Elevator Action. 
I'm only 99% sure that the clipping is correct this way.

Highway Race
0.96u2: Nicola Salmoria fixed several sprite priority issues in High Way Race.

Jungle Hunt / Jungle king / Pirate Pete
0.96u2: Nicola Salmoria fixed sprite hardware collision detection. This fixes the last round in Pirate Pete.

Space Cruiser
0.99u7: Pierpaolo Prazzoli fixed Space Cruiser from resetting on the asteroids level when you die.

Space Seeker
Fixed game wont coin up and start by rolling back an earlier commit which added an extra
input the game doesn't have.

The Tin Star
0.96u2: Nicola Salmoria fixed several sprite priority issues in Tin Star.
0.183: maziac and AJR added "P1/2 Continue" button to Space Cruiser. 
Note: The game has a dedicated button to continue the game if all lives are lost. 
The player has to enter a coin and press the "Continue" button

Water Ski
0.96u2: Nicola Salmoria fixed sprite hardware collision detection. 
This fixes end of level 1 in Water Ski.

Wild Western
0.103u3: Nicola Salmoria fixed the Wild Western bonus screen, 
where the horse would not scroll into view.

Kick Start - Wheelie King
0.106u11: Canim fixed P2 inputs in Kick Start. Removed 3rd coin slot.

All games
0.92: Added Coin Lockout to prevent a crash if more than 9 coins were added.
 2022-11-14 21:50:11 +00:00
mahoneyt944 7836cc7720 Switch regions lockload (#1480) 2022-11-12 00:01:17 -05:00
mahoneyt944 b9acd0a714 Add files via upload 2022-11-11 12:17:11 -05:00
arcadez2003 4f92cd7ed5 updatey 2022-11-11 16:13:37 +00:00
arcadez2003 aecfaf27c3 Fix broken sounds for Inferno 
0.115u1: Aaron Giles fixed sound in Inferno after all these years. Sadly, it required a hack.
 2022-11-11 16:09:17 +00:00
mahoneyt944 bc2bd4ddf8 Update system16_vidhrdw.c 2022-11-11 09:16:06 -05:00
mahoneyt944 4bf97d5a49 Add files via upload 2022-11-05 08:57:35 -04:00
arcadez2003 4bdef31591 Might as well mention the improvement 2022-11-01 22:32:01 +00:00
arcadez2003 c0e13731eb Fix missing sounds In Big Event Golf 
Hooked up the Dac to support previously missing speech and crowd noises.
 2022-11-01 22:30:37 +00:00
mahoneyt944 b31d1ac0dd Unused 2022-10-31 19:34:10 -04:00
mahoneyt944 52e8fd474a Bios fallback support (#1477) 2022-10-31 14:30:13 -04:00
mahoneyt944 7b276db014 Cleanup 2022-10-29 21:16:52 -04:00
mahoneyt944 062c22a249 Hangon and system18 fill black (#1474) 2022-10-26 15:43:16 -04:00
mahoneyt944andMistyDreams d5a70f9bf9 Outrun display enable (#1473) 
authored-by: MistyDreams <[email protected]>
Co-authored-by: MistyDreams <[email protected]>
 2022-10-26 08:13:56 -04:00
arcadez2003 0d94558f53 Switch Night Striker sound to center mixers 
Attempt to fix the following using the older sound cores which we have.....

0.115u2: Corrected speaker locations and placement for Night Striker, fixes effects/music plays only on one side (music left, sfx right).
 2022-10-24 16:28:53 +01:00
mahoneyt944 533bf97d22 Add files via upload 2022-10-24 10:57:33 -04:00
mahoneyt944 a6aedcc66c Fix some graphic issues with toutrun (#1472) 2022-10-24 10:36:56 -04:00
mahoneyt944 de97cc4bfe Fix 2022-10-23 18:19:22 -04:00
MistyDreams a16eb6d24d update turbo outrun only (#1471) 2022-10-23 18:08:30 -04:00
mahoneyt944 5fbf6ce577 Update outrun.c 2022-10-23 16:28:40 -04:00
mahoneyt944 e41903d6bc Update outrun.c 2022-10-23 16:27:18 -04:00
mahoneyt944 e2fa73fa75 Fix toutrun course map alignment (#1468) 2022-10-21 18:30:04 -04:00
mahoneyt944 b3fe591f9f Disable fast dma (#1467) 2022-10-21 12:22:57 -04:00
mahoneyt944 87ec1eab73 Pulse fast dma (#1466) 2022-10-21 10:00:52 -04:00
arcadez2003 d88d5c118e ddragon and ctribe fixes 2022-10-15 22:47:06 +01:00
mahoneyt944 2eb26d64a1 Revert change 
Didn't fix the issue.
 2022-10-14 17:40:25 -04:00
mahoneyt944 ca2223574f OST - fix default sound issues with OST samples (#1464) 2022-10-14 09:32:07 -04:00
arcadez2003 75401fee25 Test ddragon3 and ctribes gfx improvements 2022-10-13 23:55:29 +01:00
mahoneyt944 873e5751fc Fix video bugs in mk (#1462) 2022-10-13 14:28:14 -04:00
mahoneyt944 dc57125243 OST - rehook sf2 to real fade trigger (#1461) 2022-10-12 12:53:38 -04:00
arcadez2003 8581c7d83a Mention the fix 2022-10-07 15:38:37 +01:00
arcadez2003 843b9475c0 Elevator Action Returns and clones fix gfx 
The original hack to enable the lighting effects taken from ShmupMAME caused some issues with the game ending,
so here is an updated hack via dink which sorts the problem modified for use in this core.
 2022-10-07 15:34:19 +01:00
mahoneyt944 e7c5e866f2 OST bug noted 2022-10-06 10:05:30 -04:00
mahoneyt944 8d842197cc OST - mk combine t and y unit (#1460) 2022-10-04 17:17:30 -04:00
mahoneyt944 f1ff259775 OST mk - unmask and utilize tunit ost (#1459) 2022-10-04 14:48:19 -04:00
mahoneyt944 f78baa9e6c OST fix mk fallback (#1458) 2022-10-03 23:53:06 -04:00
mahoneyt944 36d6eb427d Enable fast dma - fix mk comic book offer (#1457) 2022-10-02 03:44:21 -04:00
mahoneyt944 982db57b32 OST nbajam - remove variables, fix fallback, fix some default sound bugs (#1455) 2022-09-29 09:03:43 -04:00
mahoneyt944 5d09a38282 Add files via upload 2022-09-27 10:54:12 -04:00
mahoneyt944 0383ad2c57 Add files via upload 2022-09-27 10:52:10 -04:00
mahoneyt944 fa46714923 Add files via upload 2022-09-27 10:13:50 -04:00
mahoneyt944 aa0a8682ef Contra - catch and fix spriteram buffer overflow (#1453) 2022-09-22 21:46:38 -04:00
mahoneyt944 6bd286e297 Move out of game specific var and into ost config 2022-09-22 10:12:55 -04:00
mahoneyt944 d65b98f4b5 OST contra support. (#1452) 2022-09-22 09:46:47 -04:00
mahoneyt944 7b2607e059 Add files via upload 2022-09-18 06:02:46 -04:00
mahoneyt944 58dff874ec Comment cleanup 2022-09-15 10:05:55 -04:00
mahoneyt944 15349c4529 Expand clock scale 2022-09-15 05:38:12 -04:00
mahoneyt944 3f2785447b OST ddragon fix volume raise during credits 2022-09-15 03:52:13 -04:00
mahoneyt944 a3aec9be50 Ddragon clock (#1450) 2022-09-15 00:02:00 -04:00
mahoneyt944 b2fe08afd2 Revert 2022-09-14 19:18:00 -04:00
mahoneyt944 4bab1ffc43 clock adjustment ddragon - remove slow down 2022-09-14 09:02:53 -04:00
MistyDreams 94cf80b829 ddragon fix (#1449) 2022-09-14 01:20:53 -04:00
mahoneyt944 e7c575a8fe OST dragon - remove counter - fix fallback - cleanup (#1447) 2022-09-13 04:11:39 -04:00
MistyDreams 2070ecc640 fixes for sound core update (#1446) 2022-09-12 19:00:05 -04:00
MistyDreamsandMistyDreams 20cd2a38fa update fm sound core to mame0127 tested nothing specifically uses the 2610b though (#1445) 
Co-authored-by: MistyDreams <[email protected]>
 2022-09-12 08:43:17 -04:00
MistyDreams afb32e592b decouple fast dma from dcs speed hack since we cant toggle options anymore (#1444) 2022-09-11 14:36:33 -04:00
MistyDreams 922df51837 update audio (#1443) 2022-09-10 20:17:13 -04:00
mahoneyt944 df23da8827 OST outrun - rewrite title screen / remove variables (#1442) 2022-09-09 20:39:08 -04:00
mahoneyt944 c58894e0c6 OST ikari - correct fallback sound 2022-09-09 17:56:36 -04:00
mahoneyt944 52ae0968ce OST outrun and sf1 cleanups (#1441) 2022-09-09 13:34:35 -04:00
mahoneyt944 839db58c41 OST moonwalker - correct fallback sound (#1440) 2022-09-09 11:26:53 -04:00
mahoneyt944 dd4c8ebc6f Add files via upload 2022-09-09 03:56:38 -04:00
mahoneyt944 3686446132 Robocop OST Support (#1439) 2022-09-08 17:19:37 -04:00
MistyDreams 2d51266fa6 Blktiger (#1437) 2022-09-07 21:17:25 -04:00
MistyDreams 1865122b58 init fix (#1438) 2022-09-07 21:16:44 -04:00
mahoneyt944 ee203e3922 Add files via upload 2022-09-05 14:44:13 -04:00
MistyDreams d0a3f1b46f Blktiger (#1435) 2022-09-05 13:06:23 -04:00
mahoneyt944 e1802ffb73 Add files via upload 2022-09-04 17:57:38 -04:00
mahoneyt944 5beccdc8e8 Don't need these looped / remove credit sample 2022-09-03 13:51:41 -04:00
mahoneyt944 daab00d69c Fix looping sf1 2022-09-02 04:01:33 -04:00
mahoneyt944 13e41517ab This one shouldn't loop 
This plays as it goes through the line up of fallen foes, credit song kicks in right after.
 2022-09-02 03:29:39 -04:00
mahoneyt944 b09b06a4f4 Update ost_samples.c 2022-09-02 02:10:06 -04:00
mahoneyt944 f58c4e190b Few more fixes 2022-09-02 00:36:25 -04:00
mahoneyt944 4e9f777cd4 Ikari OST update (#1434) 2022-09-02 00:01:04 -04:00
arcadez2003 f81421eb9a Mention the gfx fixes 2022-09-01 22:50:54 +01:00
arcadez2003 46bfbb2a91 Some gfx fixes for Beast Busters and Mechanized Attack 
With thanks to bmcphail and dink

MAME WIP

0.202: Fixed Beast Busters sprite priority. Credit to Daniel Filner for information. Palettes 0xc-0xf on 2nd sprite chip behind the tilemap - 
confirmed on level 2 and matches real hardware video. Removed imperfect_graphics flags as no open bugs. Use single pass sprite render 
with priority buffer in case of cut-out effects. [Bryan McPhail].

0.173: Fixed some missing gfx in Beast Busters / Mechanized Attack [dink].
 2022-09-01 22:46:33 +01:00
mahoneyt944 e03d6bf74b Update credit trigger value 2022-08-30 19:34:58 -04:00
mahoneyt944 26b145f0e0 Fix ikari ost (#1432) 2022-08-30 17:12:27 -04:00
mahoneyt944 e0b28e73c6 Ikari OST support added (#1431) 2022-08-30 04:06:39 -04:00
mahoneyt944 3e36be0646 Move ost sample packs out of the drivers (#1430) 2022-08-26 04:40:30 -04:00
mahoneyt944 05054e294e Revert 2022-08-26 03:19:10 -04:00
mahoneyt944 52a8cb60a8 Update ost_samples.c 2022-08-26 03:17:44 -04:00
mahoneyt944 bba8558618 Samples need to be enabled - another safeguard 2022-08-26 02:15:05 -04:00
mahoneyt944 0e52288cb2 Update hiscore.c 2022-08-20 19:27:14 -04:00
arcadez2003 ab455c7515 Update for recent cps2 changes 2022-08-18 16:27:07 +01:00
mahoneyt944 6fca6b8811 Add files via upload 2022-08-15 01:50:25 -04:00
arcadez2003 bdf96e5905 Merge pull request #1428 from MistyDreams/Mitchell 
add mising mitchell sets we only had japan
 2022-08-11 22:43:19 +01:00
MistyDreams 78bf492f69 add mising mitchell sets we only had japan 2022-08-11 17:04:29 +01:00
MistyDreamsandMistyDreams 55c1297356 add this as requested (#1427) 
Co-authored-by: MistyDreams <[email protected]>
 2022-08-10 22:04:18 -04:00
arcadez2003 6d0c845d71 Merge pull request #1426 from MistyDreams/hsf2 
add hyper street fighter 2 and clones for arcadez2003
 2022-08-10 22:45:11 +01:00
MistyDreams 080345ea0b remove after automalloc change 2022-08-10 20:46:36 +01:00
MistyDreams 638c9479ab add all 19xx sets and remove the need for region1 define in roms 2022-08-10 20:41:35 +01:00
MistyDreams 973723e7d3 spacing 2022-08-10 16:42:38 +01:00
MistyDreams e0dbe3049e cleanup 2022-08-10 16:40:19 +01:00
MistyDreams 22db76a273 add hyper street fighter 2 and clones for arcadez2003 2022-08-10 16:36:30 +01:00
mahoneyt944 f53fe6f227 Add files via upload 2022-08-10 04:00:29 -04:00
MistyDreams 615cd22e93 Cps2 encyption added (#1425) 2022-08-10 03:56:17 -04:00
mahoneyt944 a05c01bb7e Add files via upload 2022-08-08 23:46:01 -04:00
arcadez2003 fc1530a166 3 More 2022-08-09 00:04:28 +01:00
arcadez2003 8c73745835 Fix spec2k rom loading 2022-08-09 00:01:38 +01:00
arcadez2003 c3685fcbcd firehawk and spec2k 2022-08-08 23:38:55 +01:00
arcadez2003 bf8a170147 New video calls for Firehawk/spec2k 2022-08-08 23:37:03 +01:00
arcadez2003 a9215e45d5 Add two more to afega.c 2022-08-08 23:35:30 +01:00
mahoneyt944 e7013bd828 Another safe guard 2022-08-08 04:08:38 -04:00
mahoneyt944 9cfa3c15ff Cleanup - Remove unused variables 2022-08-08 02:04:50 -04:00
mahoneyt944 7b4b84cfe2 Cleanup - Remove unused variables 2022-08-08 01:57:46 -04:00
mahoneyt944 bc6b1c9fdd OST safe guard (#1423) 2022-08-08 00:50:01 -04:00
mahoneyt944 73bd6791f8 Add files via upload 2022-08-07 21:26:33 -04:00
arcadez2003 d3e1992150 Penky 2022-08-06 23:59:29 +01:00
arcadez2003 2524d27313 New working game :) 
0.145u7: Brian Troha corrected 'Difficulty' DSW for Penky and dipswitch chart from manual. 
Added notes about alternate DSW settings as found in scanned Pins & Dip manual. Added 2x 'Unused' dipswitches.

0.143u4: Kevin Eshbach, ranger_lennier, B. Munger, bodger319, Brian Troha and The Dumping Union added Penky (Yun Sung 1996).
 2022-08-06 23:58:19 +01:00
arcadez2003 b8600d2c2f Slight changes to the game flags for the PGM games 
Graphics are fine in these ones so removed the imperfect flag, added unemulated protection flag to Puzzle Star 
rather than demoting it to non working as there is info online that it crashes on the second round with the older 
prot sim but as i've not got that far i cant confirm either way.
 2022-08-06 23:34:46 +01:00
mahoneyt944 d2dd2e6688 Move ACCESSING_LSB back 2022-08-05 08:30:46 -04:00
mahoneyt944 d601e59092 Ost support check (#1422) 2022-08-05 07:12:23 -04:00
mahoneyt944 e27d8760e4 Sf1 OST (#1420) 2022-08-04 23:24:02 -04:00
arcadez2003 4a0a89925d Might as well mention two extra games work 2022-08-02 14:39:09 +01:00
mahoneyt944 b535de4355 Add files via upload 2022-07-29 03:39:22 -04:00
mahoneyt944 06f0a08381 Update .gitlab-ci.yml 2022-07-27 00:59:57 -04:00
arcadez2003 e9da71ccd8 powerbal 2022-07-16 22:00:09 +01:00
arcadez2003 f9772d2710 New working game Power Balls 
Just added powerbal.c into the playmark driver for ease of porting

MAME WIP

0.105u5: Twisty added 'Difficulty' dipswitch.
0.105u4: f205v fixed OKI frequency in clone Power Balls (Super Slam conversion) to 7575 Hz.
0.102u3: Added 'Power Balls' (Playmark 1994). Changed 'Power Balls' to clone 'Power Balls (Super Slam conversion)'. Renamed (powerbal) to (powerbls).
0.100u3: Pierpaolo Prazzoli added 'Power Balls (Super Slam conversion)' (Playmark 1994).
 2022-07-16 21:57:49 +01:00
mahoneyt944 12b524efd5 Add files via upload 2022-07-16 14:43:11 -04:00
arcadez2003 0f3dbde66d hrdtimes 2022-07-14 00:13:20 +01:00
arcadez2003 d2f9710778 Update to MAME107 2022-07-14 00:10:38 +01:00
arcadez2003 99e2e59686 Update playmark.c to MAME107 
Graphical fixes for Big Twin and World Beach Volley plus a new working game Hard Times attempted to hook up the 
PIC CPU dumps for the games which have no sound but no joy as yet code left in the driver in an inactive state
 2022-07-14 00:09:33 +01:00
mahoneyt944 6cfa08e13d Rename dip 2022-07-12 15:28:38 -04:00
mahoneyt944 5ca05e9735 Fix demo sound selection 2022-07-12 14:56:00 -04:00
mahoneyt944 d52595fd5e Add files via upload 2022-07-12 04:52:50 -04:00
mahoneyt944 08207c1d1a No init 2022-07-09 12:35:59 -04:00
arcadez2003 5aa09b427b update 2022-07-09 14:19:04 +01:00
arcadez2003 fa72185179 afightera 2022-07-09 14:09:11 +01:00
arcadez2003 67013fe1ed Action Fighter setup proper parent and clone sets 
0.192: David Haywood added clone Action Fighter (System 16A Unprotected)
 2022-07-09 14:06:57 +01:00
arcadez2003 666660455a Sega stuff feel free to edit if credits are wrong or changelogs could be better 2022-07-09 00:20:53 +01:00
arcadez2003 bd536204b5 FFS this time surely 2022-07-01 21:22:27 +01:00
arcadez2003 c476e46b46 schoolboy error 2022-07-01 21:10:35 +01:00
arcadez2003 e1d1bcdad8 Add sound for Snapper 2022-07-01 20:58:58 +01:00
mahoneyt944 effb03c933 Mono sound (#1409) 2022-06-30 21:12:54 -04:00
mahoneyt944 2f9d3e4420 Tone 2022-06-30 17:46:51 -04:00
mahoneyt944 5fb09fdc55 Fix tempo 2022-06-30 17:40:21 -04:00
arcadez2003 808ec51028 Match up the YM2203 to the system16b z80 clock 2022-06-30 21:49:43 +01:00
arcadez2003 83a442d615 attempt to sort the music tempo in passsht4b 2022-06-30 21:28:35 +01:00
arcadez2003 4da27c29f9 Whoops 2022-06-30 20:11:49 +01:00
arcadez2003 bc7bdb6bdf Passing Shot 4player bootleg add prelim sound 
This game uses the same YM2003 + MSM5205 hookup as the Shinobi Datsu bootlegs, the msm side not fixed up as of yet.
 2022-06-30 20:01:57 +01:00
mahoneyt944 3ab83328b0 Simplify calculation (#1408) 2022-06-30 07:38:09 -04:00
mahoneyt944 ed407edda9 Hack to fix shinobl sprite issue. (#1407) 2022-06-29 19:44:01 -04:00
mahoneyt944 bc2ca4e61b New priority calculation for action fighter (#1406) 2022-06-29 08:56:56 -04:00
mahoneyt944 b28c8ddd85 Much improved priority for action fighter (#1405) 2022-06-28 21:51:40 -04:00
mahoneyt944 b47319a191 Add files via upload 2022-06-28 09:49:24 -04:00
mahoneyt944 6903d25749 New game snapper using Korea clone board (#1404) 2022-06-28 09:45:13 -04:00
mahoneyt944 6e61a4b8a0 Oops 2022-06-27 20:27:12 -04:00
mahoneyt944 c3a3c187a7 Update sys16spr.c 2022-06-27 20:20:34 -04:00
mahoneyt944 af3c4de98b Fix gfx Passst4b (#1403) 2022-06-27 19:54:20 -04:00
mahoneyt944 4e5b6a9124 Remove already the default 2022-06-27 19:11:59 -04:00
mahoneyt944 7df5e0a180 Align the rest 2022-06-27 17:12:23 -04:00
mahoneyt944 cccc44ff64 Fix alignment 2022-06-27 06:47:22 -04:00
mahoneyt944 0daa495158 Update bodyslam timer. (#1402) 2022-06-27 04:58:02 -04:00
MistyDreamsandMistyDreams 2866616fbf fix abd and rel xydev switching (#1401) 
Co-authored-by: MistyDreams <[email protected]>
 2022-06-27 00:15:02 -04:00
mahoneyt944 9fdb450bb3 Core option to override ad stick (#1400) 2022-06-26 20:44:24 -04:00
arcadez2003 d780e6c724 Change the flag to not working as it doesn't anyway (#1398) 2022-06-25 19:29:19 -04:00
mahoneyt944 426a19314d bodyslam fix ring post alignment (#1395) 2022-06-24 19:04:25 -04:00
mahoneyt944 31a0186862 Bodyslam fix fg priority. (#1394) 2022-06-24 17:50:44 -04:00
mahoneyt944 02ebfbe1f1 bodyslam - fix missing graphics and align sprites (#1393) 2022-06-24 16:26:02 -04:00
mahoneyt944 fb2c27ab14 Add files via upload 2022-06-23 18:39:33 -04:00
arcadez2003 a41e0905be Action Fighter playable (#1391) 
System A unprotected set
 2022-06-23 17:20:54 -04:00
MistyDreams 58ecbbb74e simplify inits for poring other games add more as needed (#1389) 2022-06-21 08:24:15 -04:00
mahoneyt944 b648f8cdc4 Revert 2022-06-21 04:19:37 -04:00
mahoneyt944 f6fe4a800f Update aburner.c 2022-06-21 04:18:46 -04:00
mahoneyt944 98bc30c5ce Add files via upload 2022-06-20 23:51:43 -04:00
arcadez2003 401fc7a495 Small stuff (#1388) 
Manufacturer and licence
 2022-06-20 19:16:55 -04:00
mahoneyt944 430661a5c3 Update system16.c 2022-06-20 01:35:40 -04:00
mahoneyt944 52cc8a635b Graphics and sound should be fine now. 2022-06-20 01:34:09 -04:00
MistyDreams 409626e72e fix aliensyn sound rom loads (#1387) 2022-06-20 01:21:38 -04:00
MistyDreams fcaa5dfa82 Squashed commit of the following: (#1385) 2022-06-19 23:26:46 -04:00
MistyDreams 0b1cc70680 bump up segasic (#1386) 2022-06-19 23:26:03 -04:00
mahoneyt944 6372bbe902 Add files via upload 2022-06-19 18:17:11 -04:00
MistyDreams ea813452bf fix video issue (#1382) 2022-06-19 17:57:44 -04:00
MistyDreams a93c67bb75 fix 5579 case0 bank switch fantzn2 intro screen music for new systemb (#1383) 2022-06-19 17:56:52 -04:00
MistyDreams f150e1f35c New sys16 for 2003plus repo (#1381) 2022-06-19 11:55:09 -04:00
mahoneyt944 cbbb20e3f0 Remove driver init requirement to call sys16_onetime (#1380) 
bombs away
 2022-06-17 14:50:01 -04:00
mahoneyt944 d88eb3a455 Spacing cleanups 2022-06-17 04:13:24 -04:00
mahoneyt944 bf76263a40 Define unused port 2022-06-16 01:21:17 -04:00
mahoneyt944 23b95c6f57 Switch fantzn2x and wrestwar to new drawing (#1378) 2022-06-16 00:38:06 -04:00
mahoneyt944 2b223bf898 Update type0 and move initialized variables (#1377) 2022-06-15 17:11:55 -04:00
mahoneyt944 c0c1abeb6b Fix collision in goldnaxa (#1374) 2022-06-10 10:23:49 -04:00
mahoneyt944 e34f5b4221 Initial video update to system16 (#1373) 
More work to be done.
 2022-06-10 06:31:49 -04:00
mahoneyt944 4bba11d28d Bodyslam use type1 textram 2022-06-08 21:05:59 -04:00
mahoneyt944 2ecb71fcb1 Revert for now 2022-06-08 18:57:12 -04:00
mahoneyt944 6aef8b4a4e Update system16.c 2022-06-08 18:51:39 -04:00
mahoneyt944 445fee730c Remove duplicate 2022-06-08 09:18:59 -04:00
mahoneyt944 d03f97c8b3 Unbreak mjleague / create type1_sys16_textram (#1367) 2022-06-08 06:55:59 -04:00
mahoneyt944 d5da4f6826 Add files via upload 2022-06-08 03:39:34 -04:00
mahoneyt944 6ea13f3a47 Fix sound in tturf 2022-06-07 09:06:30 -04:00
mahoneyt944 a6aef0a640 Add sound dump tturf 2022-06-07 07:02:54 -04:00
mahoneyt944 8884d7088f Remove todo 2022-06-06 21:29:26 -04:00
mahoneyt944 5eeba98b34 Fix background scroll in tturfbl (#1365) 2022-06-06 21:09:46 -04:00
mahoneyt944 ae4ed00621 Fix wrestle war graphics. (#1364) 2022-06-06 18:23:53 -04:00
mahoneyt944 e77aaf9cc2 Revert 2022-06-05 23:31:09 -04:00
mahoneyt944 21aa171662 Remove gfx hack - MistyDreams 2022-06-05 23:16:41 -04:00
arcadez2003 7ff51a1524 Mention we support the only Sega System C game (#1363) 2022-06-04 20:24:30 -04:00
mahoneyt944 81dfb550b3 More cleanup (#1361) 2022-06-04 04:09:08 -04:00
mahoneyt944 48b019dab8 One more time 2022-06-03 09:23:35 -04:00
mahoneyt944 5f89a46c2e Missed one 2022-06-03 09:15:20 -04:00
mahoneyt944 a7a2782c0e Fix sprites in Fantasy Zone 2 and clean up driver (#1359) 2022-06-03 09:00:54 -04:00
mahoneyt944 f481abe0b0 Fantasy Zone 2 graphic improvements (#1357) 2022-05-31 22:10:39 -04:00
arcadez2003 5838f2e83e Unbreak the bootleg (#1356) 
I guess no one noticed after all these years :)
 2022-05-31 18:12:38 -04:00
mahoneyt944 0dc377060f Credit fantzn2x 2022-05-30 07:30:09 -04:00
mahoneyt944 df36e0e2cf Fantasy Zone II - The Tears of Opa-Opa (System 16C version) (#1353) 2022-05-30 05:36:00 -04:00
MistyDreams 04eee935ff fix latch (#1352) 2022-05-29 11:04:13 -04:00
mahoneyt944 b7b94d42d6 Reorder mem map 2022-05-29 10:36:06 -04:00
mahoneyt944 c34e689d2d Cleanups (#1351) 2022-05-29 04:04:50 -04:00
mahoneyt944 0513aeef33 Align playfields (#1350) 2022-05-29 03:42:03 -04:00
MistyDreams 915911b4b5 hook up inputs and and sound interrupts properly (#1349) 2022-05-29 00:04:43 -04:00
mahoneyt944 bed90331a7 Mm2_startup (#1348) 2022-05-28 20:28:33 -04:00
mahoneyt944 5d91ee7879 Reorder 2022-05-28 16:37:45 -04:00
mahoneyt944 b2a22711f7 Clearify ports 2022-05-28 14:40:29 -04:00
mahoneyt944 3e910d5f59 Fix player 3 selection (#1346) 2022-05-28 13:29:21 -04:00
mahoneyt944 1a3d3603f6 Update IO port marblmd2 2022-05-28 12:58:32 -04:00
mahoneyt944 2779c96006 Add files via upload 2022-05-28 00:20:08 -04:00
mahoneyt944 70089f16ef Credits 2022-05-27 20:34:21 -04:00
arcadez2003 1eee578672 Actually 6 is better (#1345) 2022-05-27 19:14:25 -04:00
arcadez2003 6f485085b7 Redundant (#1344) 2022-05-27 19:11:08 -04:00
arcadez2003 f7d36b7c18 A little more WIP (#1343) 
Even out the screen position hook up the latch correctly and remove some redundant code
 2022-05-27 19:10:28 -04:00
arcadez2003 4ea44e8eaa Remove redundant code and tidy up (#1342) 2022-05-27 19:08:47 -04:00
mahoneyt944 6a64dcfa7b Marble Madness II (prototype) WIP (#1339) 2022-05-27 13:14:38 -04:00
mahoneyt944 260bc0262c Add files via upload 2022-05-25 20:26:44 -04:00
Kyland K bf185ef305 Cheats Update! Turbo OutRun Correction! (#1337) 
Only point to currently supported romsets within 2003 Xtreme/Plus.  To do: verify and add toutrun3.zip
 2022-05-25 20:14:13 -04:00
arcadez2003 0183ab5f3c updatey (#1336) 2022-05-25 20:13:55 -04:00
arcadez2003 d17083ecb0 megrescu (#1335) 2022-05-25 20:13:45 -04:00
arcadez2003 77187a3974 Some video hacks for Megumi Rescue (#1334) 2022-05-25 20:13:18 -04:00
arcadez2003 693e575e09 New working game Megumi Rescue (#1333) 
Megumi Rescue [Jeff Willard Jr] David Haywood
 2022-05-25 20:13:04 -04:00
mahoneyt944 f70b8f8018 Add files via upload 2022-05-25 06:17:44 -04:00
mahoneyt944 4a9b28537d Hypernoid (#1331) 2022-05-25 00:03:09 -04:00
Kyland K b2c1c04b24 Cheats Update! Killer Instinct and Turbo OutRun! (#1329) 
You can now select Tower Position and go directly to the End Boss!  Also, several nifty Cheats added for Turbo OutRun!

Thanks, Mahoneyt944!
 2022-05-20 00:33:02 -04:00
Kyland K a2e387fbc3 Killer Instinct 1 and 2 Cheats Update! Volume Control! (#1327) 
Toggle Core Option on, Select Volume Level, Toggle Off:)  Game will Restart.  Way more intuitive than the manual MAME menu method!
 2022-05-18 20:55:04 -04:00
Kyland K fecf11dfbd Killer Instinct 1 and 2 Cheats Update! (#1325) 
Note: Being that this the initial addition of massively updated KI1 and KI2 Cheats, please do not expect all Cheats to fully function as advertised! Some of the Cheats may be subject to change in future Updates!

Killer Instinct 1 and 2 Cheats Update!
Killer Instinct 1: Attack and Movement Speed Manipulation via Updated Cheats (cheat.dat)!

Selection of 12 different speeds and 21 different sizes, including Defaults.  You can choose to move as slow as molasses, or as fast as a Jedi!  Fight as a metaphorical watching paint dry sloth, or as frenetic as a one inch punch from Bruce Lee!  You can also be as small as a mouse or as large as a Kaiju!

Dozens of other Cheats added for both Killer Instinct 1 and 2, including Automated Ultra Combos and Humiliations and No Mercy Finishers!

Personal thanks to Mahoneyt944 and Abystus for their incredible efforts and insight in this little project I personally wanted to implement to help better lower spec platforms!

retroarch/system/mame2003-xtreme/cheat.dat

retroarch/system/mame2003-plus/cheat.dat

If using 2003 Plus, you must delete the .rzip, before the new cheat.dat will take effect!

R2 to open MAME Menu on 2003 Xtreme; L3 or Core Options to do the same for 2003 Plus.

Select Cheats, Apply, Resume Game, Rinse and Repeat, Enjoy the Performance/Speed Boost!
 2022-05-16 23:12:51 -04:00
mahoneyt944 d4d9bd8aeb Set callback 2022-05-13 20:44:11 -04:00
mahoneyt944 36032c4a0b Missed frameskip option 2022-05-13 17:30:11 -04:00
arcadez2003 6de44ee0a3 Disable gfx speedup for R-Type Leo (#1321) 
Fixes some serious graphical bugs throughout the game
 2022-05-11 16:58:50 -04:00
arcadez2003 fd63f561b5 Recent diffs (#1322) 2022-05-11 16:58:34 -04:00
arcadez2003 de9f768db7 Test m92, disable palette banking for R-Type leo - fixes invincibility flash [Haze] (#1319) 2022-05-08 20:43:08 -04:00
mahoneyt944 8da6d3ca12 cleanup 2022-04-30 19:07:39 -04:00
mahoneyt944 6f3b18c941 resync 2022-04-28 17:34:16 -04:00
mahoneyt944 863389ff7e Fix lightgun offscreen position 2022-04-24 15:03:22 -04:00
mahoneyt944 9c9d542719 Typo 2022-04-23 11:41:57 -04:00
mahoneyt944 8c8e9c6917 Allow all inputs to be used at the same time 2022-04-23 11:36:41 -04:00
mahoneyt944 e5ee29ecb8 Add files via upload 2022-04-08 03:23:12 -04:00
arcadez2003 9ab273f3d0 updates (#1315) 2022-04-05 23:42:45 -04:00
arcadez2003 0f70a07dfc Finish off Zeroize hook in dongle changes (#1314) 2022-04-05 23:42:22 -04:00
arcadez2003 0c7cbc60d9 We need some new dongle handling let's hook it up (#1313) 2022-04-05 23:42:12 -04:00
arcadez2003 f21d0af52a Fix and make playable Deco's Zeroize (#1312) 
0.136u1: Bryan McPhail fixed Zeroize (Cassette) protection simulation in lieu of proper dongle dump.
0.109u1: David Haywood fixed Zeroize (messed up graphics/unplayable).
0.99u2: Juergen Buchmueller found bitswap for Zeroize type #3 dongle; found hack to get it running w/o the dongle ROM by debugging the game code; changed year to 1983; removed NOT_WORKING flag. Changed visible area to 240x248.
 2022-04-05 23:42:03 -04:00
mahoneyt944 8f1498fff4 rerom beta 2 2022-03-30 19:03:39 -04:00
mahoneyt944 13210d01c3 More updates (#1311) 2022-03-23 04:02:16 -04:00
mahoneyt944 c82ce094c2 Support Ultimate Mortal Kombat 3 Plus Beta 2 (#1310) 2022-03-22 17:26:08 -04:00
mahoneyt944 411ff45f10 Add files via upload 2022-03-19 17:47:56 -04:00
arcadez2003 886bfb3cfe Updates (#1308) 2022-03-17 19:57:16 -04:00
arcadez2003 9557ea82d7 Better balance between the music and SFX in Air Buster (#1307) 2022-03-17 19:57:07 -04:00
arcadez2003 7470fca163 djboyj (#1306) 2022-03-17 19:56:57 -04:00
arcadez2003 063b7a752d Finish off backporting the djboy driver (#1305) 
Add support for the Japanese version which has a different DJ over the World set not sure if there are more diffs

MAME WIP

0.116u4: Phil Stroffolino Updated djboy driver [Phil Stroffolino]: Support for DJ Boy (Japan); same MCU, but ROM banking bits need to be XOR'd. 
0.105u2: Added clone DJ Boy (Japan).
 2022-03-17 19:56:45 -04:00
mahoneyt944 bb8d16eeb1 Add files via upload 2022-03-17 06:43:51 -04:00
arcadez2003 9300ccaccd Romsets (#1303) 2022-03-16 02:35:29 -04:00
arcadez2003 a7a40ef748 Updatey (#1304) 2022-03-16 02:35:16 -04:00
arcadez2003 20367b706d New working games Angler Dangler / Fishing (#1302) 
MAME WIP

0.147u2: Tornadoboy added Angler Dangler (DECO Cassette).
0.146u2: SRI, Charles MacDonald and Team Japump added 'Fishing (DECO Cassette)' (Data East 1982).
 2022-03-16 02:35:04 -04:00
arcadez2003 6fbec5afba 1945kIII sound and video improvements (#1300) 
MAME WIP

0.198: Added sprite color flashes. This fixes enemy damage flashes missing in 1945k III. Reduced palette size [AJR].
0.96u3: Fixed sound in 1945k III. Changed back to mono sound.
 2022-03-14 16:28:40 -04:00
arcadez2003 6edf97587f 1945KIII (#1301) 2022-03-14 16:28:16 -04:00
mahoneyt944 6147fc1c8b Dat 2022-03-08 04:18:40 -05:00
arcadez2003 29ac9a3092 updatey (#1298) 2022-03-01 17:37:52 -05:00
arcadez2003 7be0706eae Kaneko changes cont (#1297) 2022-03-01 17:37:42 -05:00
arcadez2003 afefbe4455 Kaneko16 changes (#1296) 
Fixed missing adpcm sounds in Pack 'n Bang Bang
Hooked up the sound correctly for Blood Warrior
Support a missing sprite effect used in Magical Crystals for the first boss

MAME WIP

0.101u2: Pierpaolo Prazzoli added bitmap to keep sprites on screen to the Kaneko video driver. This fixes level 1 boss sprites effect in Magical Crystals.
 2022-03-01 17:37:25 -05:00
Kyland K 24e5516206 PlayChoice-10 Joypad Support (#1295) 
PlayChoice-10 much easier to play, if actually supported by a controller:)

Select=Select
Start=Start
Enter=Select (Top Screen Information)
 2022-02-26 10:41:12 -05:00
mahoneyt944 91547c9892 Dat 2022-02-19 07:21:23 -05:00
mahoneyt944 6d43b44d81 Tailgunner samples (#1293) 2022-02-19 06:26:07 -05:00
mahoneyt944 713b74c1f9 Add files via upload 2022-02-15 03:05:42 -05:00
arcadez2003 ad738c2ed0 Update CHANGELOG.md (#1290) 2022-02-14 19:34:27 -05:00
mahoneyt944 03ee05187d Remove faulty and broken c-chip simulation 
Replace with a more basic but reliable version from MAME98 which simulates many c-chip commands
including the final end game boss sequence, i then taking ideas from this txt file...

https://github.com/mamedev/mame/blob/master/src/mame/etc/opwolf_cchip.txt

Updated the level data tables to enable and support the random enemy has located you mini levels using the older c-chip sim code
 2022-02-14 00:18:08 -05:00
mahoneyt944 a5fc09cf82 lkage fixes (#1288) 
* Update lkage.c

* Update lkage_vidhrdw.c
 2022-02-14 00:14:38 -05:00
mahoneyt944 0bea0ad8dd Add files via upload 2022-02-08 13:35:43 -05:00
mahoneyt944 71233c3ee6 Tokio 2022-02-08 13:15:46 -05:00
mahoneyt944 d25447d3ce Hookup the M68705 MCU for Tokio game now playable 
Also improved the sound switched the inputs to 8-way and filled out some missing dip switch options

MAME WIP

0.181: Dumped 68705 a71_24.bin MCU from Tokio / Scramble Formation (newer) - Game now playable [ShouTime, brizzo]. Hooked up new 68705 dump to Tokio / Scramble Formation (newer) and clones [David Haywood]. Fixed MCU clock rate based on comments in driver [Lord Nightmare]. Added 'M68705 (NEW)' (3MHz) CPU4.

0.93u1: Added dipswitches 'Enemies', 'Enemy Shots' and 'Unused'.

0.90: Nicola Salmoria adjusted PSG volume (YM2203) in Tokio. Fixed rom names. Changed description to 'Tokio / Scramble Formation (US)'.
 2022-02-08 12:51:31 -05:00
mahoneyt944 8cfefb91fc Specifiy debug to enable action 2022-02-06 09:39:24 -05:00
mahoneyt944 6b8ac2910c Allow create failures to log only 2022-02-05 16:40:52 -05:00
mahoneyt944 5123462863 Dat 2022-02-05 15:17:14 -05:00
mahoneyt944 6a48b344ed Update CHANGELOG.md 2022-02-05 14:56:58 -05:00
mahoneyt944 2030fd6212 Update pgm.c 
0.150: Implement some PGM missing ASIC25/ASIC28 registers. This fixes the high score screen for olds & clones [rockywall, Creamy Mami]. Mark olds & clones as working, removed a few now unneeded patches, notes and miscellanea [iq_132].

0.148u5: iq132 implemented bitswap protection and several DMA modes for olds. The ram_dump hack is no longer required. The protection simulation is still somewhat incomplete.
 2022-02-05 13:15:27 -05:00
mahoneyt944 5760e8f190 Dat 2022-02-04 23:22:34 +01:00
mahoneyt944 42ff49fb51 Log cleanup 2022-02-04 23:22:34 +01:00
arcadez2003 8ca29ff29d Remove bkungfu 2022-02-04 23:22:34 +01:00
arcadez2003 37a43c2a98 As per a licence violation Remove support for Beyond Kung Fu 2022-02-04 23:22:28 +01:00
arcadez2003 63bc14c30b Slight correction 2022-02-02 23:54:03 +00:00
arcadez2003 3f608e361f Merge pull request #1284 from libretro/arcadez2003-patch-2 
updatety
 2022-01-30 00:35:46 +00:00
arcadez2003 a496fc0304 updatety 2022-01-29 23:45:19 +00:00
arcadez2003 c9a5f01578 dicegame 2022-01-29 23:38:12 +00:00
arcadez2003 9528328121 New working game Dice - The Dice Game 
With thanks to Jonas Jago
 2022-01-29 23:36:56 +00:00
arcadez2003 b25d57b6fa Fix some broken gfx in Buggy Challenge 
MAME WIP

Kale Fixed background pen and clipping enable (fixes title screen and stage 3 graphics).

0.138u2: hap improved the sky in Buggy Challenge, the in-game foreground statusbar and speedometer don't clip it anymore
and it's a gradient of azure->turquoise now instead of azure->black.
 2022-01-29 21:43:46 +00:00
arcadez2003 51b9b5e1e5 Fix for Momoko 120% 
0.153: Changed Momoko to 4-way Joystick. Note that the game-breaking escalator bug only happens on an 8-way joystick, it's safe to assume that this game dedicated cpanel was 4-way [hap].
 2022-01-27 22:20:39 +00:00
mahoneyt944 d2914bf635 Add files via upload 2022-01-26 18:49:01 -05:00
arcadez2003 7034237eed Fix Palette colours Beyond Kung-Fu 2022-01-26 19:55:06 +00:00
arcadez2003 36cfc3ec93 kungfum2 -> bkungfu 2022-01-26 16:56:09 +00:00
arcadez2003 b99b378c55 Tweak Prom loading order and match up rom naming with latest MAME 2022-01-26 16:53:32 +00:00
1002 changed files with 402762 additions and 73695 deletions
Expand all files Collapse all files

No files matched your search

.gitlab-ci.yml
+64 -9
View File
@@ -41,6 +41,10 @@ include:
- project: 'libretro-infrastructure/ci-templates'
file: '/linux-i686.yml'
# Linux 64-bit (ARM)
- project: 'libretro-infrastructure/ci-templates'
file: '/linux-aarch64.yml'
# MacOS 64-bit
- project: 'libretro-infrastructure/ci-templates'
file: '/osx-x64.yml'
@@ -50,8 +54,8 @@ include:
file: '/osx-arm64.yml'
# MacOS PowerPC 32-bit
- project: 'libretro-infrastructure/ci-templates'
file: '/osx-ppc.yml'
# - project: 'libretro-infrastructure/ci-templates'
# file: '/osx-ppc.yml'
################################## CELLULAR ################################
# Android
@@ -67,6 +71,10 @@ include:
file: '/ios9.yml'
################################## CONSOLES ################################
# PlayStation3
- project: 'libretro-infrastructure/ci-templates'
file: '/psl1ght-static.yml'
# PlayStation Portable
- project: 'libretro-infrastructure/ci-templates'
file: '/psp-static.yml'
@@ -79,6 +87,10 @@ include:
- project: 'libretro-infrastructure/ci-templates'
file: '/ctr-legacy-static.yml'
# Nintendo Wii
- project: 'libretro-infrastructure/ci-templates'
file: '/wii-static.yml'
# Nintendo WiiU
- project: 'libretro-infrastructure/ci-templates'
file: '/wiiu-static.yml'
@@ -104,6 +116,10 @@ include:
- project: 'libretro-infrastructure/ci-templates'
file: '/emscripten-static.yml'
# webOS 32-bit (LGTV)
- project: 'libretro-infrastructure/ci-templates'
file: '/webos-make.yml'
# Stages for building
stages:
- build-prepare
@@ -171,12 +187,20 @@ libretro-build-linux-i686:
only:
- master
# Linux 64-bit (ARM)
libretro-build-linux-aarch64:
extends:
- .libretro-linux-aarch64-make-default
- .core-defs
only:
- master
# MacOS 64-bit
libretro-build-osx-x64:
tags:
- macosx-packaging
extends:
- .libretro-osx-x64-make-default
- .libretro-osx-x64-make-10-7
- .core-defs
only:
- master
@@ -192,12 +216,12 @@ libretro-build-osx-arm64:
- master
# MacOS PowerPC 32-bit
libretro-build-osx-ppc:
extends:
- .libretro-osx-ppc-make-default
- .core-defs
only:
- master
#libretro-build-osx-ppc:
# extends:
# - .libretro-osx-ppc-make-default
# - .core-defs
# only:
# - master
################################### CELLULAR #################################
# Android ARMv7a
@@ -257,6 +281,14 @@ libretro-build-tvos-arm64:
- master
################################### CONSOLES #################################
# PlayStation3
libretro-build-psl1ght:
extends:
- .libretro-psl1ght-static-retroarch-master
- .core-defs
only:
- master
# PlayStation Portable
libretro-build-psp:
extends:
@@ -281,6 +313,21 @@ libretro-build-ctr:
only:
- master
# Nintendo Wii
.core-defs-wii:
extends:
- .libretro-wii-static-retroarch-master
- .core-defs
only:
- master
#libretro-build-wii-core:
# extends:
# - .core-defs-wii
# variables:
# INCLUDE_DRV: drv_?
# CORENAME: mame2003_plus_drv_?
# Nintendo WiiU
libretro-build-wiiu:
extends:
@@ -345,3 +392,11 @@ libretro-build-emscripten:
- .core-defs
only:
- master
# webOS 32-bit
libretro-build-webos-armv7a:
extends:
- .libretro-webos-armv7a-make-default
- .core-defs
only:
- master
CHANGELOG.md
+395 -14
View File
@@ -2,7 +2,7 @@
* Current repository maintainers: arcadez, mahoneyt944, markwkidd, twinaphex
* Past repository maintiners: arnoldsecret, grant2258
* Significant code contributors to this project: AMadvanceMAME, BritneysPAIRS, dink, FBN Dev, grant2258, iq_132, MAME Dev, ShmupMAME
* Significant code contributors to this project: AMadvanceMAME, BritneysPAIRS, dink, FBN Dev, grant2258, iq_132, MAME Dev, Mistydreams, ShmupMAME
The list of direct contributors to the MAME 2003-Plus github repository can be found at https://github.com/libretro/mame2003-plus-libretro/graphs/contributors. Additional contributor credits can be found in LICENSE.md, CHANGELOG.old, and in the individual driver source files.
@@ -10,48 +10,71 @@ The list of direct contributors to the MAME 2003-Plus github repository can be f
* 96 Flag Rally
* 1943 - The Battle Of Midway Mark II
* 19XX: The War Against Destiny (All Sets)
* 1945k III
* A.B. COP
* Action Fighter (Unprotected)
* Action Hollywood
* Adventure Canoe
* Air Attack
* Air Rescue
* Aladdin (bootleg of Megadrive version)
* Angler Dangler (Deco Cassette)
* Argus (Gottlieb, prototype)
* Astropal
* Asura Buster
* Backfire!
* Back Fire (Tecmo)
* Bang Bang Busters
* Bare Knuckle II (chinese bootleg of Megadrive version)
* Bare Knuckle III (bootleg of Megadrive version)
* Baryon: Future Assault
* Beastie Feastie (Epos Tristar 9000) - Romset `beastf`; the Pac-Man conversion is now `beastfp`, as in current MAME
* Big Fight - Big Trouble In The Atlantic Ocean
* Bomb Kick
* Boogie Wings
* Born To Fight
* Botanic (English / Spanish set 1)
* Bronx (Cycle Shooting bootleg)
* Bubble Bobble 2 - The Return Of Super Drunk (prototype)
* Bubble Buster
* Buccaneers
* Buggy Boy/Speed Buggy (cockpit, rev. D and B), Buggy Boy Junior/Speed Buggy (upright)
* Bullet (unprotected of FD1094 317-0041 set)" )
* Cabal (World, Joystick version)
* Calorie Kun vs Moguranian
* Center Court
* Chain Reaction
* Charlie Ninja
* Chase Bombers
* Choky! Choky!
* Choutetsu Brikin'ger - iron clad
* Clockwork Aquario
* Combat Hawk
* Come Back Toto
* Cookie & Bibi
* Cookie & Bibi 3
* Command War - Super Special Battle & War Game (prototype)
* Cosmic Monsters II
* Cotton (set 4, World) (unprotected of FD1094 317-0181a set)
* Counter Run (Bootleg, Set 1)
* Counter Run (Bootleg, Set 3)
* Crossed Swords 2
* Cute Fighter
* Cycle Warriors
* Daikaiju no Gyakushu
* Danger Express (prototype)
* Deathsmiles - Romset `deathsml`
* Deathsmiles MegaBlack Label - Romset `dsmbl`
* Deluxe 5
* Denjin Makai
* Deer Hunting
* Deroon DeroDero
* Dice - The Dice Game
* Diet Go Go
* Digger (CVS)
* DoDonPachi Dai-Fukkatsu (Ver 1.5 and 1.0) - Romsets `ddpdfk`, `ddpdfk10`
* DoDonPachi Dai-Fukkatsu Black Label - Romset `dfkbl`
* Dolmen
* Dodge Man
* DoDonPachi Dai-Ou-Jou
@@ -59,17 +82,23 @@ The list of direct contributors to the MAME 2003-Plus github repository can be f
* Double Wings
* Dragon Bowl
* Dream World
* Dunk shot all sets
* Dyna Gear
* Eeekk!
* ESPGaluda
* Espgaluda II (all sets) - Romsets `espgal2`, `espgal2a`, `espgal2b`
* F1 Super Lap (World)
* Fantasy Zone II - The Tears of Opa-Opa (System 16C version)
* Fever SOS
* Final Tetris
* Fire Hawk
* FixEight (bootleg)
* Flying Tiger
* Frog & Spiders (bootleg)
* Gaia: The Last Choice Of Earth
* Galactica - Batalha Espacial
* Ghostlop
* Gladmort (NeoGeo Final Release)
* Glass (Ver 1.1, Break Edition, Checksum D419AB69, Version 1994) (censored, unprotected)
* Golden Par Golf
* Golden Tee 3D Golf (v1.93N)
@@ -81,68 +110,110 @@ The list of direct contributors to the MAME 2003-Plus github repository can be f
* Gulun.Pa!
* Gunbarich
* GunMaster
* Gut's N' Glory (Atari Prototype)
* Hammer Away
* Hang Zo
* Hard Times
* Head On Channel (Japan, Prototype)
* Heavy Smash
* Hoops '96
* Hypernoid
* Hyper Crash
* Hyper Street Fighter II (Asia)
* Hyper Street Fighter II (All Sets)
* Ibara (all sets) - Romsets `ibara`, `ibarao`
* Ibara Kuro Black Label (all sets) - Romsets `ibarablk`, `ibarablka`
* In Your Face
* Inca * Mature *
* Indian Battle
* Invasion
* Jammin (Atari Prototype)
* Joe & Mac Returns
* Jolly Jogger
* Jurassic Park (Bootleg Of Megadrive Version)
* Juezhan Tianhuang
* Jump Kun
* Kabuki-Z (World)
* Ketsui: Kizuna Jigoku Tachi
* Ketsui: Kizuna Jigoku Tachi - IKD 2007 Special Version
* Knightmare
* Knights Chance (NeoGeo)
* Last Hope
* Led Storm Rally 2011
* Lethal Enforcers
* Line Of Fire
* Mad Alien
* Mad Ball V2.0 * Mature * - Romset `madballn`
* Magic Purple
* Magic Purple
* Manhattan (Deco Cassette)
* Marble Madness II (prototype)
* Master's Fury
* Match It II * Mature *
* Maze Invaders
* Megumi Rescue
* Metal Slug 4
* Metal Slug 5
* Mighty Pang (All Sets)
* Mighty Warriors
* Mirax
* Mobile Suit Gundam Final Shooting
* Monsters World (Bootleg Of Super Pang)
* Monster Maulers
* More More
* Mortal Race
* Mouse Shooter GoGo
* Ms. Pacman Twin
* Mrs. Dynamite
* Muchi Muchi Pork! - Romset `mmpork`
* Multi Champ Deluxe * Mature *
* Mushihime-Sama (all sets) - Romsets `mushisam`, `mushisama`, `mushisamb`
* Mushihime-Sama Futari Black Label (all sets) - Romsets `futaribl`, `futariblj`
* Mushihime-Sama Futari Ver 1.5 and 1.0 (all sets) - Romsets `futari15`, `futari15a`, `futari10`
* New Zero Team
* Ninja Kazan
* Oo Parts (Japan, Prototype)
* Opa Opa (Rev A Unprotected)
* Oriental Legend Special
* Oriental Legend Special - Xi You Shi E Zhuan Super (ver. 101, Korean Board)
* Oriental Legend Special - Xi You Shi E Zhuan Super (ver. 103, China, Tencent) (unprotected)
* Osman
* Oozumou - The Grand Sumo (Deco Cassette)
* Pack'n Bang Bang
* Parallel Turn
* Party Time: Gonta the Diver II / Ganbare! Gonta!! 2 * Mature *
* Passing Shot (Japan 2 players)
* Penky
* Photo Y2K 2
* Pink Sweets: Ibara Sorekara (all sets) - Romsets `pinkswts`, `pinkswtsa`, `pinkswtsb`, `pinkswtsx`
* Pirate Treasure
* Planet Probe
* Pochi & Nyaa
* Pocket Gal Deluxe * Mature *
* Power Balls
* Power Instinct Legends
* Power Instinct Matrimelee
* Power Up Baseball
* Progear
* Puzz Loop 2
* Puzz Loop 2 (All Sets)
* Puzzle Break
* Puzzle Star
* Puzzle! Mushihime-Tama (all sets) - Romsets `mushitam`, `mushitama`
* Puzzli 2
* Puzzli 2 Super
* Quick Shots (Clone Of Target Hits)
* Racing Beat
* Racing Hero
* Rage Of The Dragons
* Raiden II
* Raiden DX
* Raiden II / Raiden DX New
* Recalhorn (prototype)
* Revenger '84 (newer) - Romset `revngr84`; the older set `revenger` is a bad dump and stays not working
* Riot
* Rolling Crush
* Round Up 5 - Super Delta Force
* Rumba Lumber
* Samurai Shodown V
* Samurai Shodown V Special
* Saurian Front (Williams Prototype)
* SD Fighters
* Sega Megaplay : Bio Hazard Battle
* Sega Megaplay : Columns III
@@ -152,20 +223,31 @@ The list of direct contributors to the MAME 2003-Plus github repository can be f
* Sega Megaplay : Tecmo World Cup
* Sega Sonic Bros (Japan, Prototype)
* Sengoku 3
* Shuihu Feng Yun Zhuan
* Skater (Deco Cassette)
* Skull Fang
* Slap Shooter
* Snow Brothers 3 - Magical Adventure
* Snk Vs Capcom : Svc Chaos (MVS)
* Snapper
* Sonic Boom
* Sonic The Hedgehog 2 (Bootleg Of Megadrive Version)
* Sonic The Hedgehog 3 (Bootleg Of Megadrive Version)
* Space Fever High Splitter
* Space Launcher
* Space Raider
* Spectrum 2000 (Euro)
* Squash
* Stadium Cross (World, linkable) and (US) - Romsets `scrossa`, `scrossu`; `scross` now uses the ROM names of current MAME
* Star Fire 2
* Steel Worker
* Street Fighter III 3rd Strike: Fight for the Future (Widescreen 20220908, Bank Bank hack) - Romset `sfiii3ws`
* Street Fighter Zero 3 Mix v0.32 (Zero800 hack, CPS2Turbo) - Romset `sfz3mix`, optional music samples `sfz3mix.zip`
* Success Joe
* Super Bishi Bashi Championship (ver JAA, 2 Players)
* Super Bubble Bobble (Sun Mixing, Megadrive clone hardware)
* Super Doubles Tennis (Deco Cassette)
* Super Monaco GP
* Super Rider
* Super Trio
* SWAT Police
@@ -179,16 +261,23 @@ The list of direct contributors to the MAME 2003-Plus github repository can be f
* The King of Fighters 2002
* The King of Fighters 2003
* The Lost Castle In Darkmist
* ThunderForce AC (Japan, prototype, bootleg)
* Top Driving
* Top Roller
* Toppy & Rappy
* Torus * Mature *
* Touch & Go (Korea, unprotected)
* Thunder Heroes
* Thunder Hoop
* Title Fight
* Touki Denshou -Angel Eyes
* Trophy Hunting Bear & Moose
* Turkey Hunting
* Twin Cobra 2
* Twin Action
* Twinkle
* Twinkle Tale (Bootleg Of Megadrive Version)
* TX-1 (World, Japan rev. B and C)
* Tylz
* Ufo Senshi Yohko Chan
* Varia Metal
@@ -200,13 +289,16 @@ The list of direct contributors to the MAME 2003-Plus github repository can be f
* Wing Shooting Championship
* Wiz Warz
* Wonderboy In Monsterland (English Virtual Console Version)
* Woodpecker
* World Cup Volley 95
* Xeno Crisis
* Zero Team 2000
* Zintrick
* Zupapa
## New Clones
* Asura Buster - Eternal Warriors (USA), (Japan, set 2) and (Japan) (ARCADIA review build) - Romsets `asurabus`, `asurabusja`, `asurabusjr`; the Japan set 1 is now `asurabusj`, as in current MAME
* Battle Shark (Japan, Joystick)
* Botanic (French version)
* Bubble Bobble (prototype on tokio hardware)
@@ -216,10 +308,14 @@ The list of direct contributors to the MAME 2003-Plus github repository can be f
* Crouching Tiger Hidden Dragon 2003
* Crouching Tiger Hidden Dragon 2003 Super Plus
* Crystal Castles (Joystick Version)
* DJ Boy (Japan)
* DoDonPachi Dai-Ou-Jou (Black Label)
* Double Dragon 3 - The Rosetta Stone (Japan)
* Dunk Dream '95
* Dogyuun (8/25/1992 location test)
* E.D.F. : Earth Defense Force (North America)
* Escape Kids (Asia 4 Players)
* Fishing
* Flower (bootleg)
* Fujiyama Buster
* Gals Panic DX * Mature *
@@ -277,10 +373,15 @@ The list of direct contributors to the MAME 2003-Plus github repository can be f
* Bubble Bobble Lost Cave
* Bubble Bobble Ultra
* Captain Barrel
* Cyborg Force
* Do DonPachi (Arrange Ver. 1.1) (trap15, hack)
* Dogou Souken / Victory Road (joystick hack bootleg)
* Donkey Kong II Jumpman Returns
* Donkey Kong Remix
* Donkey Kong Christmas Remix
* Dottori-Man Jr. (Hack by Chris Covell)
* Double Dragon One (Beta 7)
* DownTown (joystick hack)
* Final Fight 30th Anniversary Edition (Grego And Rotwang)
* Food Fight - Live Center Rev 5 w/ debounce delay position hack
@@ -289,9 +390,11 @@ The list of direct contributors to the MAME 2003-Plus github repository can be f
* Metal Slug 2 - Turbo (Trap15, Hack)
* Midnight Resistance (joystick hack bootleg)
* Mortal Kombat 2 Plus Beta 2
* Pink Sweets: Suicide Club (2017 hack of Pink Sweets) - Romset `pinkswtssc`
* TANK III (joystick hack bootleg)
* The Eye Of The Typhoon (Beta 7)
* Tron freeplay custom rom
* Ultimate Mortal Kombat 3 Plus Beta 1
* Ultimate Mortal Kombat 3 Plus Beta 2
## Games fixed and now working
@@ -317,10 +420,13 @@ The list of direct contributors to the MAME 2003-Plus github repository can be f
* Competition Golf Final Round (revision 3) - `compgolf`
* Crater Raider - Romset `crater`
* Crazy Climber 2 - Romset `cclimbr2`
* Dark Edge - Romset `darkedge`
* DD Crew - Romset `ddcrew`
* Demolition Derby - Romset `demoderb`
* Die Hard Arcade - Romset `diehard` - Requires a fast system; video and sound issues remain
* Discs Of Tron - Romsets `dotron` and `dotrone`
* DJ Boy - Romset `djboy`
* Dragon Ball Z V.R.V.S. - Romset `dbzvrvs`
* Driving Force (galaxian hardware) - Romset `drivfrcg` - colors fixed
* Domino Man - Romset `domino`
* Dragon World - Romset `drgnwrld`
@@ -329,18 +435,24 @@ The list of direct contributors to the MAME 2003-Plus github repository can be f
* Eight Ball Action (Pacman conversion) - Romset `8bpm` - colors fixed
* F-1 Grand Prix Star II - Romset `f1gpstr2`
* F1 Super Lap (Japan) - Romset `f1lapj`
* Fantastic Journey - Romset `fanjour`
* Fighters History - Romsets `fghthist`, `fghthsta`, and `fghthstw` - Playable with minor remaining unemulated protection
* Find Out - Romset `findout` - colors fixed
* Fire Barrel - Romset `firebarr`
* Final Lap 2 - Romsets `finalap2` and `finalp2j`
* Final Lap 3 - Romsets `finalap3` and `finalp3a`
* Flower - Romset `flower`
* Free Kick - Romset `freekick`
* Funky Jet - Romset `funkyjet`
* Gardia - Romset `gardia`
* Get Star / Guardian - Romsets `getstar` and `getstarj`
* Great 1000 Miles Rally - Romsets `gtmr`, `gtmr2`, `gtmre`, and `gtmrusa`
* Green Beret - Romset `greenber`
* Gussun Oyoyo - Romset `gussun`
* Hacha Mecha Figher - Romsets `hachamf` and `hachamfb` - `hachamf` is playable but has remaining unemulated protection
* Hang-On - Romset `hangon`
* Hard Head 2 - Romset `hardhea2`
* Highway Chase - Romset `chwy`
* Hyper Duel - Romsets `hyprduel`, and `hyprdelj`
* IGMO - Romset `igmo` color fixed
* Imago - Romsets `imago` and `imagoa`
@@ -363,14 +475,19 @@ The list of direct contributors to the MAME 2003-Plus github repository can be f
* New Sinbad 7 - Romset `newsin7` - colors fixed
* Night Slashers - Romset `nslasher`
* Off Road Challenge - Romset `offroadc` - Requires a fast system
* Passing Shot 4 player bootleg - Romset `passht4b`
* Phantasm - Romset `phantasm`
* Photo Y2k - Romset `photoy2k`
* Pigskin 621AD - Romset `pigskin`
* Princess Clara Daisakusen - Romset `prikura`
* Power Drive - Romset `powerdrv`
* Prebillian - `pbillian`
* Pro Baseball Skill Tryout - `tryout`
* Puzzle King (PacMan 2 with Tetris & HyperMan 2 & Snow Bros - `4in1boot`
* Rabbit - Romset `rabbit` - no sound
* Raiden II - Romset `raiden2`
* Rampage - Romsets `rampage` and `rampage2`
* Risky Challenge - Romset `riskchal` - Playable but dont press any buttons during the score calc screen between the levels
* Risky Challenge - Romset `riskchal`
* Rohga Armor Force - Romsets `rohga`, `rohgah`, `rohgau`
* Run And Gun - Romset `rungun`
* Rush'N Attack - Romset `rushatck`
@@ -384,9 +501,11 @@ The list of direct contributors to the MAME 2003-Plus github repository can be f
* Shrike Avenger - Romset `shrike`
* Sky Army - Romset `skyarmy`
* Slap Fight (Official Version) - Romset `slapfigh`
* Slipstream - Romset `slipstrm`
* Snowboard Championship - Romset `snowboar`
* Solar Fox - Romset `solarfox`
* Space Position - Romset `spcpostn`
* Space Seeker - Romset `spaceskr`
* Speed Spin - Romset `speedspn` - gfx glitches
* Spy Hunter - Romset `spyhunt`
* Spy Hunter 2 - Romset `spyhunt2`
@@ -397,10 +516,13 @@ The list of direct contributors to the MAME 2003-Plus github repository can be f
* Tapper - Romset `tapper`
* Target Ball (Nude) - Romset `tgtball`
* Task Force Harrier - Romsets `tharrier` and `tharierj`
* The Dealer - Romset `dealer` - Epos Tristar 9000 board from current MAME
* Thunder Blade - Romsets `thndrbld` and `thndrbld1`
* Thunder Dragon - Romset `tdragon` - Minor sound issues remaining
* Thunder Strike - Romset `tstrike`
* Timber - Romset `timber`
* Time Limit - Romset `timelimt` - colors fixed
* Thunder Dragon - Romset `tdragon` - Minor sound issues remaining
* Thunder Strike - Romset `tstrike`
* Tokio / Scramble Formation (US) - Romset `tokio`
* Tri-Sports - Romset `trisport`
* Tron - Romset `tron`
* Turbo Out Run - Romsets `toutrun` and `toutrun3`
@@ -409,12 +531,14 @@ The list of direct contributors to the MAME 2003-Plus github repository can be f
* Two Tigers - Romset `twotiger`
* Under Fire - Romset `undrfire`
* U.S. Classic - Romset `usclssic` - colors fixed
* VS. Hot Smash - `hotsmash`
* Wonder Boy in Monster Land (Japan New Ver.) - Romset `wbml`
* Wonder Boy in Monster Land (Japan Old Ver.) - Romset `wbmljo`
* Xenophobe - Romset `xenophob`
* X-men (6 players) - Romset `xmen6p` and `xmen6pu`
* Wacko - Romset `wacko`
* Whizz - Romset `whizz`
* Zeroize - Romset `czeroize`
* Zwackery - Romset `zwackery`
## Games now with sound
@@ -422,6 +546,7 @@ The list of direct contributors to the MAME 2003-Plus github repository can be f
* Acrobat Mission
* Altered Beast (version 2)
* Asura Blade
* Atomic Boy / Wily Tower
* Balloon Bomber
* Batsugun (Partial)
* Bio-ship Paladin
@@ -429,6 +554,7 @@ The list of direct contributors to the MAME 2003-Plus github repository can be f
* Cross Pang
* Daitoride
* Dharma Doujou
* Dogyuun (8/25/1992 location test)
* Fire Shark
* Ghox
* GunNail
@@ -457,6 +583,8 @@ The list of direct contributors to the MAME 2003-Plus github repository can be f
* Sky Alert
* Sky Diver
* Space Chaser (CV version)
* Special Forces
* Special Forces II
* Super Slam
* Super Spacefortress Macross
* Teki Paki
@@ -473,11 +601,17 @@ The list of direct contributors to the MAME 2003-Plus github repository can be f
## Games now with improved sound
* 1945kIII
* Air Buster
* Ashita no Joe
* Asterix
* Asura Blade, Asura Buster (no more repeated voices and sound effects)
* Athena
* Bandito
* Big Event Golf
* Bosconian
* Burgler X
* Congo Bongo
* Cookie & Bibi 2
* Crazy Balloon
* Destination Earth - (Added lrescue.zip sample support)
@@ -492,9 +626,11 @@ The list of direct contributors to the MAME 2003-Plus github repository can be f
* Galaga 3
* Galaxy Rescue - (Added lrescue.zip sample support)
* Gaplus
* Go Go! Mile Smile / Susume! Mile Smile
* Grobda
* Hit The Ice
* Horizon
* Inferno (Williams)
* Journey (Added sepways.wav sample)
* Kaiketsu Yanchamaru
* Kid Niki - Radical Ninja (US)
@@ -512,13 +648,18 @@ The list of direct contributors to the MAME 2003-Plus github repository can be f
* Nibbler
* Open Ice
* Out Run - Added ost soundtrack (via KMFDManic)
* Pack 'n Bang Bang
* Pacman & Chomp Chomp
* Pac & Pal
* Passing Shot (4 Player Bootleg)
* Performan
* Pole Position
* Pole Position II
* Rampage World Tour
* Revolution X
* Rim Rockin Basketball (commentary voices)
* Rohga Armor Force
* R-Type Leo
* Shark Attack
* Sheriff
* Space Fever
@@ -532,7 +673,10 @@ The list of direct contributors to the MAME 2003-Plus github repository can be f
* Super Spacefortress Macross II
* Super Xevious
* Tecmo Bowl
* The Legend OF Silkroad
* Thief
* Title Fight
* Tough Turf (Japan)
* Tower Of Druaga
* Toypop
* Trojan / Tatakai No Banka
@@ -541,6 +685,7 @@ The list of direct contributors to the MAME 2003-Plus github repository can be f
* Two Tigers - `twotigra` romset
* WWF Wrestlemania
* Xevious
* Zero Point
## Games now with sound sample support
@@ -549,7 +694,6 @@ The list of direct contributors to the MAME 2003-Plus github repository can be f
* Destination Earth - lrescue
* Frogs
* Galaxy Rescue - lrescue
* Ghox (Toaplan Samples)
* Journey
* Lunar Rescue - lrescue
* NATO Defense
@@ -558,12 +702,15 @@ The list of direct contributors to the MAME 2003-Plus github repository can be f
* Sea Wolf II
* Shark Attack
* Space Firebird
* Tailgunner
* Thief
* Two Tigers - `twotigra` romset
* Zero Hour
## Games supporting new and improved samples
* Congo Bongo
* Destination Earth
* Donkey Kong
* Donkey Kong JR
@@ -574,7 +721,83 @@ The list of direct contributors to the MAME 2003-Plus github repository can be f
* Vanguard
## Changes
## New and/or Recommended Input Options and Settings
* Ikari (joystick hack bootleg): dual stick aiming. Set the 'Aim with Right Stick' DIP switch to On (Tab menu, Dip Switches): the player walks with the left stick and aims and fires with the right stick; with the right stick released he fires where he walks, as before. Off by default.
* Added 'X-Way Joystick' Option to Analog Controls Menu only for IPT_DIAL and IPT_DIAL_V devices. This option is for use with x-way rotary joysticks (where the joystick can rotate X discrete steps, 8 or 12 appears to be most common). The joystick can still move up, down, left, right and diagonally. The most famous game to use this control scheme is Ikari Warriors.
Notes on this option:
- When on, prevents the character from rotating two discrete steps sometimes when the rotary joystick is just rotated one step.
- When on, the character will only rotate up to half the frame rate instead of the frame rate, so up to 30 times per second instead of 60 times a second if the game is running at 60Hz.
* Recommended analog control settings for known games that use an x-way rotary joystick to give the intended rotary control of the character. (Note: Settings will work best if the game is running at its native 60Hz, and the time the rotary joystick "holds" down the virtual IPT_DIAL or IPT_DIAL_V button is longer than 1/60th of a second, but less than 2/60ths of a second.):
- Bermuda Triangle
Key/Joy Speed: 16
Sensitivity: 100%
X-Way Joystick: On
- Caliber 50
Key/Joy Speed: 4
Sensitivity: 100%
X-Way Joystick: On
- DownTown
Key/Joy Speed: 21
Sensitivity: 100%
X-Way Joystick: On
- Forgotten Worlds (arcade version used "roll" button, not rotary joystick)
Key/Joy Speed: 65
Sensitivity: 100%
X-Way Joystick: On
- Gondomania
Key/Joy Speed: 21
Sensitivity: 100%
X-Way Joystick: On
- Guerrilla War
Key/Joy Speed: 16
Sensitivity: 100%
X-Way Joystick: On
- Heavy Barrel
Key/Joy Speed: 21
Sensitivity: 100%
X-Way Joystick: On
- Ikari Warriors
Key/Joy Speed: 16
Sensitivity: 100%
X-Way Joystick: On
- Victory Road (kind of Ikari Warriors II)
Key/Joy Speed: 16
Sensitivity: 100%
X-Way Joystick: On
- Ikari III - The Rescue
Key/Joy Speed: 21
Sensitivity: 100%
X-Way Joystick: On
- Midnight Resistance
Key/Joy Speed: 21
Sensitivity: 100%
X-Way Joystick: On
- SAR - Search and Rescue
Key/Joy Speed: 21
Sensitivity: 100%
X-Way Joystick: On
- T.A.N.K
Key/Joy Speed: 16
Sensitivity: 100%
X-Way Joystick: On
- Time Soldiers
Key/Joy Speed: 21
Sensitivity: 100%
X-Way Joystick: On
- Touchdown Fever
Key/Joy Speed: 2
Sensitivity: 100%
X-Way Joystick: On
- Touchdown Fever 2
Key/Joy Speed: 2
Sensitivity: 100%
X-Way Joystick: On
## Misc Changes
* Added HD647180 MCU sound support for Fire Shark and Vimana [arcadez]
* Added sound sample support for Cosmic Alien [BritneysPAIRS, arcadez]
* Updated sample support for Donkey Kong and Donkey kong JR to MAME87 [BritneysPAIRS, arcadez]
@@ -652,7 +875,6 @@ Gun & Fronter, Metal Black, Ninja Kids, and Pulirula [arcadez]
* Ported Mamesick's fix for the sound in Super Spacefortress Macross II level 2 onwards [arcadez]
* Backported Kale's Taito F3 sound fixes for Riding Fight and Ring Rage from MAME 144 [arcadez]
* Backported Stefan Jokisch's graphical and sound improvemnets for the Nintendo 8080 based games from MAME81 [arcadez]
* Added Bryan McPhail's C-Chip simulation code for Operation Wolf from MAME98 and MAME176 respectively [arcadez]
* Fixed graphical problems in GunNail and better balanced the sound for the games using the NMK004 [arcadez]
* Removed imperfect MCU simulation code and hooked the proper M68705 MCU's for Renegade and Nekketsu Kouha Kunio-kun [dink, arcadez]
* Hooked up the sepways.wav sample for journey in mcr2.c [mahoneyt944, grant2258, arcadez]
@@ -676,7 +898,7 @@ Gun & Fronter, Metal Black, Ninja Kids, and Pulirula [arcadez]
* Hooked up x-men 6 players [arcadez, mahoneyt944, KMFDManic]
* Removed gauntlet entry from highscore dat to fix game glitches [mahoneyt944]
* Set flag in Ost drivers to allow them to be fully bypassed [mahoneyt944]
* Hooked up mk2p and umk3p romsets [Zoltan45, mahoneyt944]
* Hooked up mk2p and umk3p romsets [Zoltan45, palmerj, mahoneyt944]
* Ashita no Joe sound fixes / CPU clock frequencies [arcadez]
* Success Joe new game support added [mahoneyt944]
* Fixed directory and file creation for WiiU - should be working for all platforms now [mahoneyt944]
@@ -700,7 +922,7 @@ Gun & Fronter, Metal Black, Ninja Kids, and Pulirula [arcadez]
* Added support for 1943 - The Battle Of Midway Mark II to 1943.c [arcadez]
* Updated the legionnaire driver and video code to MAME142 added seicop protection Denjin Makai now playable [arcadez]
* Added a small hack to the seibu soundcore to fix music and sfx in Denjin Makai [arcadez]
* Added a working bootleg of Counter Run to freekick.c [BritneysPAIRS]
* Added two working bootlegs of Counter Run to freekick.c [BritneysPAIRS, arcadez]
* Updated the rohga.c driver to support the rare prototype Hang-Zo [arcadez]
* Added support for Hyper Crash to nemesis.c [arcadez]
* Added support for In Your Face a rare basketball prototype to the megasys1.c driver [arcadez]
@@ -824,3 +1046,162 @@ Gun & Fronter, Metal Black, Ninja Kids, and Pulirula [arcadez]
* Fixed sound in Dolmen and Twin Action then sorted an mcu simulation issue in Task Force Harrier [grant2258]
* Improved road vs scenery priorities meaning you dont see things that should be hidden behind the hills appearing all over the road in Jaleco's Big Run [arcadez]
* Updated the snowbros.c driver fixing three games and adding support for eight new games this also sorted the sound from cutting out in Cookie & Bibi 2 [arcadez]
* Fixed some graphical problems where the colours were wrong on level 3 and half the screen was missing eg rendered black in Buggy Challenge [arcadez]
* Added support for Dice - The Dice Game a bootleg of the undumped DiceDiceDice by IREM to the M90 driver [arcadez]
* Added a new protection simulation to pgm.c so that Oriental Legend Special - Xi You Shi E Zhuan Super (ver. 101, Korean Board) now works in this core [arcadez]
* Hooked up the M68705 protection MCU for the official Taito USA version of Tokio / Scramble Formation game now playable [arcadez]
* Fixed some graphical priority and screen display area niggles which affected The Legend Of Kage [arcadez]
* Added Bryan McPhail's C-Chip sim code for Operation Wolf from MAME98 and modded it slightly so the final end boss and enemy has located you mini levels can now be played [arcadez]
* Added new sample support in cinemat drivers for tailgunner - tailg [mahoneyt944]
* Fixed missing adpcm sound effects in Pack 'n Bang Bang and hooked up the sound correctly for Blood Warrior [arcadez]
* Added support for a special sprite effect to kaneko16 video used by Magical Crystals on the first boss [arcadez]
* Added a missing graphical sprite effect which handles enemy damage flashes and improved the sound for 1945k III [arcadez]
* Added support for Angler Dangler and the clone japanese set Fishing to the decocass.c driver [arcadez]
* Better balanced the music and Sfx levels in Kaneko's Air Buster and added the Japan version of DJ Boy [arcadez]
* Fixed Deco Cassette game Zeroize in the decocass.c driver game now playable [arcadez]
* Disabled palette banking for R-Type leo - fixes invincibiliy flashing [Haze, arcadez]
* Fixed some serious graphical problems in R-Type Leo by disabling a gfx based speedup which caused issues throughout the game [arcadez]
* Updated the Irem GRA20 soundcore to MAME 81 which fixes missing voices and improves the sound more generally for R-Type Leo [arcadez]
* Added support for Hypernoid to the neogeo driver [arcadez, mahoneyt944]
* Added Megumi Rescue to the Sega System E driver [Haze, arcadez]
* Added Marble Madness II (prototype) to the batman driver [Haze, MistyDreams, dink, iq_132, arcadez, mahoneyt944]
* Added Fantasy Zone II - The Tears of Opa-Opa (fantzn2x) to system16 driver [MistyDreams, mahoneyt944, arcadez]
* Added Action Fighter Sega System A unprotected set to the system16 driver hooked up the inputs and sound plus some new gfx calls game now playable [arcadez, mahoneyt944]
* Added support for Snapper to the system16 driver and hooked up the sound and music [mahoneyt944, arcadez]
* Added and integrated a new segas16b driver to support decrypted versions of Bullet, Cotton and now Fantasy Zone II also [MistyDreams]
* Added new Sega system16 graphical drawing routines and updated the UPD7759 soundcore plus all related drivers to MAME92 as per the above [MistyDreams]
* Fixed some graphical niggles in Body Slam, Major League, Shinobi (bootleg), Tough Turf and Wrestlewar by switching them over to use the new Sega drawing routines [mahoneyt944]
* Fixed missing speech samples in Tough Turf and some broken graphics in Passing Shot 4 player bootleg making the game now playable [mahoneyt944]
* Added partial sound to Passing Shot 4 player bootleg [arcadez, mahoneyt944]
* Fixed collisions in Golden Axe (Version 2) and improved the irq timers for Body Slam [mahoneyt944]
* Added Hard Times and Power Balls to the playmark driver, no sound in Hard Times as yet [arcadez]
* Added Penky to paradise.c plus Fire Hawk and Spectrum 2000 to afega.c [arcadez]
* Added new style MAME cps2 decryption many more Capcom Play System 2 sets are now supported and more games are now playable [MistyDreams]
* Fixed some missing graphics in Beast Busters and Mechanized Attack then sorted sprite priorities on level 2 in Beast Busters [bmcphail, dink, arcadez]
* Added a new hack to fix the lights dont go out when shot in Elevator Action Returns and clones which doesn't break the gfx on the game ending [dink, arcadez]
* Fixed some serious graphical issues on the final level in Double Dragon 3 and the third level in The Combat Tribes [Pierpaolo Prazzoli, arcadez, Cibomatto2002]
* Added missing dac sounds speech and crowd cheers etc etc to Taito's Big Event Golf [arcadez]
* Fixed broken sound for the classic Williams game Inferno by backporting a sound cpu hack from later MAME [Aaron Giles, arcadez]
* Prevented The Electric Yo-Yo from hanging during the attract mode by interleaving the CPU's [MAME Dev, arcadez]
* Updated some parts of the Taito SJ code to MAME 103 vastly improving the emulation for Elevator Action, Jungle Hunt, Sea Fighter Poseidon and more [MAME Dev, arcadez]
* Fixed an issue where Space Seeker would not coin up and start due to a previous commit which added an invalid input game now playable again [arcadez]
* Stopped Space Cruiser from crashing on the asteroids level and added the dedicated button for the continue mode [MAMEDev, arcadez]
* Fixed Jungle Hunt / Jungle King / Pirate Pete from crashing on the last level [MEMEDev, arcadez]
* Sorted a gfx niggle with Mario Bros where the screen would shake incorrectly left/right rather than up/down when you hit the POW box [MAMEDEv, arcadez]
* Added support for Woodpecker to the pacman.c driver [MAMEDEv, arcadez, mahoneyt944]
* Added sound banking to the OKIM6295 in silkroad.c fixing missing Sfx and Speech in The Legend Of Silkroad [MAMEDev, arcadez]
* Added the Prom dump for Taxi Driver and hooked up the palette init fixing colours in the game [MAMEDev, arcadez]
* Improved the sound for Congo Bongo by adding new samples and reclocking the 2nd SN76496 channel to fix the drums tempo [MAMEDev, arcadez]
* Added support for Back Fire to the Tecmo driver [MAMEDev, arcadez]
* Fix broken attract mode and likely other problems with the japan sets of Undercover Cops due to incorrect speedup addresses [Bryan Mcphail, Scandy]
* Added support for a bootleg version of Sonic The Hedgehog 2 to the segac2 driver and made Lode Runner The Dig Fight default to the English World Region [MAMEDev, arcadez]
* Added Deco Cassette Type A bios fixed Highway Chase sorted colours for all games then updated some parts of the machine and video code to MAME146 [MAMEDev, arcadez]
* Added support for Angler Dangler, Manhattan, Oozumou - The Grand Sumo, Skater, and Super Doubles Tennis to the Deco Cassette driver [MAMEDev, arcadez]
* Added support for resnet dkong and dkong3 machines are hooked up atm [MistyDreams]
* Fixed Dragon Gun from locking up on the final boss and sorted an issue with the energy bar being missing also on the final boss [MAMEDev, arcadez]
* Added support for the USA version of Night Slashers to the deco32.c driver [arcadez]
* Sorted broken dip switches in Mr Do's Castle, Do! Run Run and Mr Do's Wild Ride plus fixed the sound for Indoor Soccer [MAMEDev, arcadez, SapphireDrew]
* Fixed broken sound in Hachoo and Kick Goal plus sorted some graphical priority issues for 64th. Street - A Detective Story [MAMEDev, arcadez]
* Added sprite buffering to the megasys1 driver improving the gfx for 64th. Street - A Detective Story, Avenging Spirit, Chimera Beast, Cybattler
* E.D.F. : Earth Defense Force, Hachoo, In Your Face, Legend of Makai, P-47 - The Phantom Fighter, Ninja Kazan, Plus Alpha, Rod-Land, Saint Dragon
* Shingen Samurai-Fighter, The Astyanax + more also added missing prio prom dumps for the games that did not have em already [MAMEDev, arcadez]
* Added support for Ninja Kazan the English version of Iga Ninjyutsuden and E.D.F. : Earth Defense Force (North America) to megasys1.c [arcadez]
* Fixed some serious graphical problems affecting Zero Hour wrong colours bullet width tilemaps etc etc Red Clash will also benefit from this [Hap, dink, arcadez]
* Added sound sample support for Zero Hour which was totally silent previously [dink, Otto_Pylotte, MistyDreams, arcadez]
* Added sega fd089 added all dunkshot sets and aurail sets, also added sdib,destroyer sets [mamedev backports]
* Improved mario palette we now use resnet mamedev backports]
* Fixed the official andparent romset for Free Kick and hooked up missing button 2 for Free kick. Gigas and Giga Mark II [MAMEDev, arcadez]
* Added a previously missing graphical effect for Mega Blast in taito_f2.c now when you get the green pickup the shield orb on your ship can be seen [HAZE, arcadez]
* Added support for the Tatsumi driver supporting Big Fight - Big Trouble In The Atlantic Ocean, Cycle Warriors and Round Up 5 - Super Delta Force [Mame2003 Dev Team]
* Updated the Tecmo Sys driver to MAME126 both Deroon DeroDero and Touki Denshou - Angel Eyes are now playable [Haze, Arcadez, dink]
* Hooked up the missing SN76496 sound for Special Forces and Special Forces II in the dkong.c driver both games now have Sfx and music [arcadez]
* Fixed sound popping on B-Rap Boys and some sound banking niggles with The Great Thousand Mile Rally games [Mistydreams, arcadez]
* Added support for Top Driving to the kickgoal.c driver [HAZE, arcadez]
* Added a rare Atari Prototype Gut's N' Glory to the eprom.c driver [arcadez, mahoneyt944]
* Updated the stlforce driver adding support for Mortal Race then backported some video fixes for it and Steel Force from later MAME [Mistydreams]
* Added support for Dogyuun (8/25/1992 location test) to toaplan2 this version has full sound and music [arcadez, grant2258]
* Added Photo Y2K 2 Puzzli 2 and Puzzli 2 Super to the pgm driver [arcadez, IQ_132, Haze]
* Switched Contra to use the HD6309 for the main CPU to get rid of slowdowns and fix a crash after 2nd enemy base [arcadez]
* Backported a fix from later MAME which gets rid of sprites sticking on the screen in Contra [Kale, mahoneyt944]
* Fixed sprite prios and some bullets being hidden behind the bosses in Flak Attack / MX5000 [dink, KALE, arcadez]
* Fixed missing commentary voices and correctly hooked up player 3 and 4 inputs for Rim Rockin Basketball [arcadez]
* Fixed some graphical niggles and hooked up full sound and music for IREM's Atomic Boy / Wily Tower [MAMEDev, arcadez]
* Fixed WWF Superstars bad sprites with some of Randy Macho Man Savage moves eg back suplex etc etc [MAMEDev, arcadez]
* Hacked around some game breaking protection calls in Solomon's Key which could make levels unplayable [MAMEDEv, arcadez]
* Added Maze Invaders Atari prototype to the centipede driver [MAMEDEv, arcadez]
* Fixed Dragonball Z VRVS in the system32.c driver and Fantastic Journey in the konamigx.c driver [grant2258, arcadez]
* Updated the romset for Pack N' Bang Bang to use the final released version rather than the unfinished prototype [arcadez]
* Added the English language version of Dragon Might to the konamigx.c driver [arcadez, grant2258]
* Added support for Monsters World (Bootleg Of Super Pang) to the mitchell.c driver [arcadez]
* Fixed some graphical niggles in Cannon Dancer / Osman such as some objects didn't move previously eg trucks on final level [FBN Dev, MAMEDev, arcadez]
* Added shadow support to the SSV video greatly improving the graphical effects in Storm Blade [MAMEDev, arcadez]
* Fixed graphical corruption on left side of screen stage 3 onwards in Storm Blade and all stages in Ultra X Weapons [MAMEDev, arcadez]
* Added some alt sprite drawing to the ssv video to prevent performance drops in some SSV games after the above updates [BritneysPAIRS]
* Hooked up the M6801 Protection MCU for Kiki Kai Kai fixing many gameplay issues this game can now be considered 100% in the emulation dept [arcadez]
* Updated Sega system 16/c2 gfx to support the system18 VDP gfx then added Clockwork Aquario to the system18 driver[grant2258, arcadez, mistydreams]
* Fixed DD Crew so it is now playable in this core added support for Hammer Away and fixed the sound banking for games in system18.c [grant2258, arcadez, mistydreams]
* Added screen flipping and fixed the cocktail mode for Asteroids, Asteroids Deluxe and Tempest [mahoneyt944]
* Backported a graphical fix from latest MAME to fix missing shadows in Atari's Shuuz [MAMEdev, arcadez]
* Added Donkey Kong Remix and Donkey Kong Christmas Remix hacks to dkong.c [grant2258, arcadez]
* Emulated a missing graphical effect for Wild Fang / Tecmo Knight the screen now shakes when enemies break through walls and you land after a big jump [arcadez]
* Fixed Player 2 Start Button for Namco's Tinkle Pit [MAMEDev, arcadez]
* Updated the rabbit driver to MAME88 and bootstrapped the rom loading to prevent the game from hanging, Rabbit is now playable but without sound
* as we dont have the I5000 soundcore this game would require [arcadez, mahoneyt944]
* Added missing button 3 inputs for Strike Gunner S.T.G used to combine both ships into one during a two player game [MAMEDEv, arcadez]
* Updated the protection code for Exerion to prevent the game from ending should you die at anytime after the first bonus round [MAMEDev, arcadez]
* Added a new game Top Roller to the yamato.c driver and reworked the cpu encryption making it compatable with the MAME78 codebase [grant2258, arcadez]
* Fixed some graphical niggles with Chinese Hero on level 7 [MAMEDev, arcadez]
* Improved the sound for Go Go! Mile Smile / Susume! Mile Smile by adding sound banking and reclocking the sound and CPU speeds [MAMEDev, arcadez]
* Fixed some grahical niggles throughout the game and with the cocktail mode for Orca's Sky Lancer [MAMEDev, arcadez]
* Added support for Cyborg Force to the NeoGeo driver [arcadez]
* Fixed broken sound and incorrect background graphics in Performan [MAMEDev, arcadez]
* Improved the sound for Burgler X and Zero Point by reclocking the YM3812 sound call [MAMEDev, arcadez]
* Added support for Buccaneers to vigilant.c and ThunderForce AC (Japan, prototype, bootleg) to the segac2.c drivers [MAMEDev, arcadez]
* Fixed sound clipping in Karate Champ [MAMEDev, arcadez]
* Fixed sound samples not playing in two versions of Bomber Man namely Bomber Man World (World) and New Atomic Punk - Global Quest (US) [MAMEDev, arcadez]
* Added two sets of Twin Cobra 2 to the taito_f3.c driver and the international version of Dangun Feveron namely Fever SOS to cave.c [arcadez]
* Fixed up Dark Edge and Slipstream by hooking up the inputs adding the protection then fixing the graphics and sound both games now playable [mahoneyt944, grant2258, arcadez]
* Backported segas32 video driver, interrupt controllers for v60 and sound, general cleanup and merger of multi32 and system32 drivers. [mahoneyt944]
* Backported the segaxbd driver and video code from later MAME A.B. COP, Line Of Fire, Racing Hero, Super Monaco GP
* and Thunder Blade are now fully playable [grant2258]
* Added support for Knights Chance to the NeoGeo driver [arcadez]
* Fixed dip switches for Super Pac-man added new sound roms for Pac & Pal and new graphical roms which fix bad colours in Pac-man & Chomp Chomp [MAMEDev, arcadez]
* Added the proper sprite roms for Final Lap 2 game now playable and hooked up the road colour clut proms for the Final Lap games and Suzuka 8 Hours [arcadez]
* Fixed some missing line scrolling graphical effects in Magical Cat Adventure and Nostradamus [MAMEDev, arcadez]
* Added three more Megadrive arcade bootlegs to segac2 namely Jurassic Park, Sonic 3 and Twinkle Tale [MAMEDev, arcadez, mahoneyt944]
* Improved the gfx significantly for Sega's Title Fight [mahoneyt944]
* Fixed missing and or incorrect sounds with a two player game in Title Fight [arcadez]
* Added support for a decrypted version of Passing Shot and a rare prototype of the same game called Center Court to segas16b driver [grant2258]
* Added Captain Barrel by Neobyteforce to the neogeo driver [arcadez]
* Backported some graphical fixes for SNK's Joyful Road / Munch Mobile from later MAME [arcadez]
* Added RNG protection which handles random events during boss battles improving the emulation
* for Data East's Secret Agent / Sly Spy [arcadez, Mahoneyt944]
* Improved the protection for Data East's Express Raider to prevent the game stalling on level 2 [MAMEDev, arcadez]
* Added support for Bubble Buster a unique version of Puzzle Bobble with totally different gameplay and music [arcadez, FBNDev]
* Fixed the attract mode for 64th Street, Chimera Beast, pengo, updated the pengo sets and fixed the gameover annimation for Vapor Trail [grant2258]
* Added reset playfield dip switch option in Space Wars [mahoneyt944]
* Merged pbillian.c and superqix.c updating to MAME90 which improves the emulation and sound for Prebillian and VS. Hot Smash both games now playable [arcadez, grant2258]
* Ported across from advancemame a proper fix For Risky Challenge / Gussun Oyoyo the protection is now fully cracked fixing an issuemwhere the game
could crash on the score calc between levels is sorted [amadvance, arcadez]
* Added Taito's Victorious Nine to flstory.c and hooked up the M68705 protection MCU for Taito's Field Day [arcadez]
* Added support for Gladmort to the NeoGeo driver [arcadez]
* Added Quick Shots an unprotected version of Target Hits to the targeth.c driver then updated the gfx and configured the gun sights [arcadez, grant2258]
* Added Shuihu Feng Yun Zhuan and Songjiangyanyi Final to the segac2.c driver grant2258 fixed Shuihu Feng Yun Zhuan game now playable [grant2258, arcadez]
* Supported Double Dragon One and The Eve Of The Typhoon in neogeo.c [arcadez]
* Added Double Wings (Asia) to the dblewing.c driver as unlike the original version this one doen't have checkpoints [arcadez]
* Ported across from FBL dink's fix for the broken text gfx layer in the Japanese version Of Cameltry [dink, arcadez]
* Added support for Jammin a rare Atari prototype music game to the Donkey Kong driver [arcadez]
* Added Saurian Front a super rare Williams prototype of Midway's Strike Force to the midyunit driver [arcadez]
* Added Adventure Canoe to the taitosj driver [arcadez, jackphilippi, dink]
* Added support for Ketsui: Kizuna Jigoku Tachi - IKD 2007 Special Version to pgm.c [arcadez]
* Fixed a protection related problem with powerups in Burning Force [MAMEDev, arcadez]
* Extended IREM Drum sample support to Lode Runner 3 and 4 [dink, arcadez]
* Improved the dip switch options for Data East's Break Thru [arcadez]
* Fixed BG GFX colours for Crater Raider [MAMEDev, arcadez]
* Fixed multiple sound sample issues in TAD CORP's Toki [MAMEDev, arcadez]
* Fixed sound sample playing for SEGA's Zaxxon [MAMEDev, arcadez]
* Fixed Palette banking problems for Pleiads [MAMEDev, arcadez]
* Added fixes from later MAME so that Princess Clara Daisakusen now works [MAMEDev, arcadez]
* Ported a new raiden2.c driver Raiden II Raiden DX and Zero Team etc etc now playable [Salvia, MAMEDev, FBN, vanni and claude, arcadez]
* Ported the Cave CV1000 driver from current MAME: SH-3 CPU (interpreter and a recompiler with the same results), the blitter, the YMZ770 sound chip, the NAND flash and the RTC9701 [MAMEDev, vanni and claude]
Makefile
+49 -7
View File
@@ -1,10 +1,12 @@
TARGET_NAME := mame2003_plus
CORE_DIR := src
INCLUDE_DRV ?= all
DEBUG ?= 0
DEBUGGER ?= 0
SPLIT_UP_LINK ?= 0
ARM ?= 0 # set to 0 or 1 to indicate ARM or not
HAVE_ARMv6 ?= 0
CPU_ARCH ?= 0 # as of November 2018 this flag doesn't seem to be used but is being set to either arm or arm64 for some platforms
LIBS ?=
@@ -179,6 +181,7 @@ else ifeq ($(platform), rpi0)
CXXFLAGS = $(CFLAGS) -fno-rtti -fno-exceptions
CPU_ARCH := arm
ARM = 1
HAVE_ARMv6 = 1
# Raspberry Pi 1
else ifeq ($(platform), rpi1)
@@ -191,6 +194,7 @@ else ifeq ($(platform), rpi1)
CXXFLAGS = $(CFLAGS) -fno-rtti -fno-exceptions
CPU_ARCH := arm
ARM = 1
HAVE_ARMv6 = 1
# Raspberry Pi 2
else ifeq ($(platform), rpi2)
@@ -203,6 +207,7 @@ else ifeq ($(platform), rpi2)
CXXFLAGS = $(CFLAGS) -fno-rtti -fno-exceptions
CPU_ARCH := arm
ARM = 1
HAVE_ARMv6 = 1
# Raspberry Pi 3
else ifeq ($(platform), rpi3)
@@ -215,6 +220,7 @@ else ifeq ($(platform), rpi3)
CXXFLAGS = $(CFLAGS) -fno-rtti -fno-exceptions
CPU_ARCH := arm
ARM = 1
HAVE_ARMv6 = 1
# Raspberry Pi 3 (AArch64)
else ifeq ($(platform), rpi3_64)
@@ -238,6 +244,7 @@ else ifeq ($(platform), rpi4)
CXXFLAGS = $(CFLAGS) -fno-rtti -fno-exceptions
CPU_ARCH := arm
ARM = 1
HAVE_ARMv6 = 1
# Raspberry Pi 4 (AArch64)
else ifeq ($(platform), rpi4_64)
@@ -270,6 +277,7 @@ else ifeq ($(platform), classic_armv7_a7)
ARCH = arm
CPU_ARCH := arm
ARM = 1
HAVE_ARMv6 = 1
ifeq ($(shell echo `$(CC) -dumpversion` "< 4.9" | bc -l), 1)
CFLAGS += -march=armv7-a
else
@@ -300,6 +308,7 @@ else ifeq ($(platform), s812)
ARCH = arm
CPU_ARCH := arm
ARM = 1
HAVE_ARMv6 = 1
# Playstation Classic
else ifeq ($(platform), classic_armv8_a35)
@@ -321,6 +330,7 @@ else ifeq ($(platform), classic_armv8_a35)
ARCH = arm
CPU_ARCH := arm
ARM = 1
HAVE_ARMv6 = 1
CFLAGS += -march=armv8-a
LDFLAGS += -static-libgcc -static-libstdc++
@@ -378,13 +388,15 @@ else ifeq ($(platform), ngc)
# Nintendo Wii
else ifeq ($(platform), wii)
TARGET = $(TARGET_NAME)_libretro_$(platform).a
TARGET = $(TARGET_NAME)_$(INCLUDE_DRV)_libretro_$(platform).a
BIGENDIAN = 1
CC = $(DEVKITPPC)/bin/powerpc-eabi-gcc$(EXE_EXT)
AR = $(DEVKITPPC)/bin/powerpc-eabi-ar$(EXE_EXT)
PLATCFLAGS += -DGEKKO -mrvl -mcpu=750 -meabi -mhard-float -D__ppc__ -D__POWERPC__
PLATCFLAGS += -U__INT32_TYPE__ -U __UINT32_TYPE__ -D__INT32_TYPE__=int
PLATCFLAGS += -D$(INCLUDE_DRV) -DSPLIT_CORE
STATIC_LINKING = 1
ZLIB_UNCOMPRESS = 1
# Nintendo WiiU
else ifeq ($(platform), wiiu)
@@ -393,7 +405,7 @@ else ifeq ($(platform), wiiu)
CC = $(DEVKITPPC)/bin/powerpc-eabi-gcc$(EXE_EXT)
AR = $(DEVKITPPC)/bin/powerpc-eabi-ar$(EXE_EXT)
PLATCFLAGS += -DGEKKO -DWIIU -mcpu=750 -meabi -mhard-float -D__ppc__ -D__POWERPC__
PLATCFLAGS += -U__INT32_TYPE__ -U __UINT32_TYPE__ -D__INT32_TYPE__=int
PLATCFLAGS += -ffunction-sections -fdata-sections -D__wiiu__ -D__wut__
STATIC_LINKING = 1
# Nintendo Switch (libnx)
@@ -450,6 +462,7 @@ else ifeq ($(platform), psp1)
AR = psp-ar$(EXE_EXT)
PLATCFLAGS += -DPSP
CFLAGS += -G0
CFLAGS += -Wno-incompatible-pointer-types
STATIC_LINKING = 1
# Vita
@@ -467,6 +480,7 @@ else ifeq ($(platform), vita)
CXXFLAGS = $(CFLAGS) -fno-rtti -fno-exceptions
HAVE_RZLIB := 1
ARM = 1
HAVE_ARMv6 = 1
STATIC_LINKING := 1
USE_CYCLONE := 1
USE_DRZ80 := 1
@@ -519,11 +533,14 @@ else ifeq ($(platform), miyoo)
CC = /opt/miyoo/usr/bin/arm-linux-gcc
CXX = /opt/miyoo/usr/bin/arm-linux-g++
AR = /opt/miyoo/usr/bin/arm-linux-ar
fpic := -fPIC
fpic := -fno-PIC
LDFLAGS += -shared -Wl,--version-script=link.T -Wl,-no-undefined
PLATCFLAGS := -DNO_UNALIGNED_ACCESS
PLATCFLAGS += -fomit-frame-pointer -march=armv5te -mtune=arm926ej-s -ffast-math
CXXFLAGS += -fno-rtti -fno-exceptions
ARM = 1
USE_CYCLONE := 1
USE_DRZ80 := 1
# Emscripten
else ifeq ($(platform), emscripten)
@@ -752,7 +769,11 @@ else ifneq (,$(findstring windows_msvc2017,$(platform)))
else
TARGET := $(TARGET_NAME)_libretro.dll
CC ?= gcc
LDFLAGS += -shared -static-libgcc -static-libstdc++ -s -Wl,--version-script=link.T
LDFLAGS += -shared -static-libgcc -static-libstdc++
ifneq ($(DEBUG), 1)
LDFLAGS += -s
endif
LDFLAGS += -Wl,--version-script=link.T
CFLAGS += -D__WIN32__
endif
@@ -802,6 +823,19 @@ CFLAGS += -DHAVE_SOCKLEN_T
CFLAGS += -D_LARGEFILE_SOURCE
CFLAGS += -D_FILE_OFFSET_BITS=64
# make gcc fail like msvc does
ifeq (,$(findstring msvc,$(platform)))
CFLAGS += -Werror=vla -Werror=declaration-after-statement
endif
# no fused multiply-add: a*b+c rounded once (FMA) on AArch64, ARMv7 VFPv4
# and PowerPC gives other results than x86, where it is rounded twice;
# with it off the floating point results are the same on every host
# (netplay between them, save states and RunAhead)
ifeq (,$(findstring msvc,$(platform)))
CFLAGS += -ffp-contract=off
endif
# Required for RZIP support in cheat.c
CFLAGS += -DHAVE_ZLIB
@@ -834,8 +868,16 @@ else
endif
endif
ifeq ($(HAVE_ARMv6),1)
CFLAGS += -DHAVE_ARMv6
endif
# include the various .mak files
include Makefile.common
ifneq (,$(filter $(INCLUDE_DRV),all))
include Makefile.common
else
include Makefile.split
endif
# build the targets in different object dirs, since mess changes
# some structures and thus they can't be linked against each other.
@@ -844,9 +886,9 @@ DEFS = $(COREDEFINES) -Dasm=__asm__
CFLAGS += $(INCFLAGS) $(INCFLAGS_PLATFORM)
# combine the various definitions to one
CDEFS = $(DEFS) $(COREDEFS) $(CPUDEFS) $(SOUNDDEFS) $(ASMDEFS) $(DBGDEFS)
CDEFS = $(DEFS) $(CPUDEFS) $(SOUNDDEFS) $(ASMDEFS) $(DBGDEFS)
OBJECTS := $(SOURCES_C:.c=.o) $(SOURCES_ASM:.s=.o)
OBJECTS := $(SOURCES_C:.c=.o) $(SOURCES_ASM:.s=.o) $(SOURCES_ASM_PP:.S=.o)
OBJOUT = -o
LINKOUT = -o
Makefile.common
+197 -24
View File
@@ -68,6 +68,8 @@ SOURCES_C += \
$(CORE_DIR)/x86drc.c
SOURCES_C += \
$(CORE_DIR)/machine/fd1089.c \
$(CORE_DIR)/machine/fd1094.c \
$(CORE_DIR)/machine/6522via.c \
$(CORE_DIR)/machine/6532riot.c \
$(CORE_DIR)/machine/6821pia.c \
@@ -78,6 +80,9 @@ SOURCES_C += \
$(CORE_DIR)/machine/8255ppi.c \
$(CORE_DIR)/machine/eeprom.c \
$(CORE_DIR)/machine/idectrl.c \
$(CORE_DIR)/machine/intelfsh.c \
$(CORE_DIR)/machine/ds2404.c \
$(CORE_DIR)/machine/ataflash.c \
$(CORE_DIR)/machine/mathbox.c \
$(CORE_DIR)/machine/mb87078.c \
$(CORE_DIR)/machine/random.c \
@@ -94,7 +99,8 @@ SOURCES_C += \
$(CORE_DIR)/vidhrdw/matrix3d.c \
$(CORE_DIR)/vidhrdw/poly.c \
$(CORE_DIR)/vidhrdw/tlc34076.c \
$(CORE_DIR)/vidhrdw/vector.c
$(CORE_DIR)/vidhrdw/vector.c \
$(CORE_DIR)/vidhrdw/resnet.c
# the core object files (without target specific objects;
# those are added in the target.mak files)
@@ -125,6 +131,7 @@ CPUS+=I186@
CPUS+=V20@
CPUS+=V30@
CPUS+=V33@
CPUS+=V25@
CPUS+=V60@
CPUS+=V70@
CPUS+=I8035@
@@ -132,6 +139,7 @@ CPUS+=I8039@
CPUS+=I8048@
CPUS+=N7751@
CPUS+=I8X41@
CPUS+=I8051@
CPUS+=M6800@
CPUS+=M6801@
CPUS+=M6802@
@@ -165,22 +173,33 @@ CPUS+=Z8000@
CPUS+=TMS32010@
CPUS+=TMS32025@
CPUS+=TMS32031@
CPUS+=I960@
CPUS+=MB86233@
CPUS+=MB86235@
CPUS+=ADSP21062@
CPUS+=CCPU@
CPUS+=ADSP2100@
CPUS+=ADSP2101@
CPUS+=ADSP2104@
CPUS+=ADSP2105@
CPUS+=ADSP2115@
CPUS+=ADSP2181@
CPUS+=PSXCPU@
CPUS+=H83002@
CPUS+=I386@
CPUS+=MN10200@
CPUS+=M37702@
CPUS+=ASAP@
CPUS+=UPD7810@
CPUS+=UPD7807@
CPUS+=ARM@
CPUS+=ARM7@
CPUS+=JAGUAR@
CPUS+=R3000@
CPUS+=R4600@
CPUS+=R5000@
CPUS+=SH2@
CPUS+=SH3@
CPUS+=DSP32C@
#CPUS+=PIC16C54@
CPUS+=PIC16C55@
@@ -241,6 +260,7 @@ SOUNDS+=SEGAPCM@
SOUNDS+=RF5C68@
SOUNDS+=CEM3394@
SOUNDS+=C140@
SOUNDS+=C352@
SOUNDS+=QSOUND@
SOUNDS+=SAA1099@
SOUNDS+=IREMGA20@
@@ -365,7 +385,7 @@ SOURCES_C += \
$(CORE_DIR)/vidhrdw/gridlee_vidhrdw.c $(CORE_DIR)/sndhrdw/gridlee_sndhrdw.c $(CORE_DIR)/drivers/gridlee.c \
$(CORE_DIR)/drivers/seattle.c $(CORE_DIR)/vidhrdw/voodoo_vidhrdw.c \
$(CORE_DIR)/vidhrdw/exterm_vidhrdw.c $(CORE_DIR)/drivers/exterm.c \
$(CORE_DIR)/machine/midwayic.c $(CORE_DIR)/sndhrdw/dcs.c \
$(CORE_DIR)/machine/midwayic.c $(CORE_DIR)/machine/smc91c9x.c $(CORE_DIR)/sndhrdw/dcs.c \
$(CORE_DIR)/machine/midyunit_machine.c $(CORE_DIR)/vidhrdw/midyunit_vidhrdw.c $(CORE_DIR)/drivers/midyunit.c \
$(CORE_DIR)/drivers/midxunit.c \
$(CORE_DIR)/machine/midwunit_machine.c $(CORE_DIR)/drivers/midwunit.c \
@@ -422,7 +442,6 @@ SOURCES_C += \
$(CORE_DIR)/vidhrdw/topspeed_vidhrdw.c $(CORE_DIR)/drivers/topspeed.c \
$(CORE_DIR)/machine/arkanoid_machine.c $(CORE_DIR)/vidhrdw/arkanoid_vidhrdw.c $(CORE_DIR)/drivers/arkanoid.c \
$(CORE_DIR)/vidhrdw/superqix_vidhrdw.c $(CORE_DIR)/drivers/superqix.c \
$(CORE_DIR)/vidhrdw/pbillian_vidhrdw.c $(CORE_DIR)/drivers/pbillian.c $(CORE_DIR)/sndhrdw/pbillian_sndhrdw.c \
$(CORE_DIR)/vidhrdw/exzisus_vidhrdw.c $(CORE_DIR)/drivers/exzisus.c \
$(CORE_DIR)/drivers/taito_x.c $(CORE_DIR)/machine/cchip.c \
$(CORE_DIR)/vidhrdw/minivadr_vidhrdw.c $(CORE_DIR)/drivers/minivadr.c \
@@ -479,8 +498,9 @@ SOURCES_C += \
$(CORE_DIR)/machine/kabuki.c \
$(CORE_DIR)/vidhrdw/mitchell_vidhrdw.c $(CORE_DIR)/drivers/mitchell.c \
$(CORE_DIR)/vidhrdw/cbasebal_vidhrdw.c $(CORE_DIR)/drivers/cbasebal.c \
$(CORE_DIR)/vidhrdw/cps1_vidhrdw.c $(CORE_DIR)/drivers/cps1.c $(CORE_DIR)/drivers/cps2.c \
$(CORE_DIR)/drivers/zn.c \
$(CORE_DIR)/vidhrdw/cps1_vidhrdw.c $(CORE_DIR)/drivers/cps1.c $(CORE_DIR)/drivers/cps2.c $(CORE_DIR)/machine/cps2crypt.c\
$(CORE_DIR)/drivers/zn.c $(CORE_DIR)/sndhrdw/taitozoom.c $(CORE_DIR)/sound/zsg2.c $(CORE_DIR)/cpu/tms57002/tms57002.c \
$(CORE_DIR)/drivers/cps3.c $(CORE_DIR)/sndhrdw/cps3_sndhrdw.c \
$(CORE_DIR)/vidhrdw/tms34061_vidhrdw.c \
$(CORE_DIR)/machine/capbowl_machine.c $(CORE_DIR)/vidhrdw/capbowl_vidhrdw.c $(CORE_DIR)/drivers/capbowl.c \
$(CORE_DIR)/vidhrdw/itech8_vidhrdw.c $(CORE_DIR)/drivers/itech8.c \
@@ -502,12 +522,13 @@ SOURCES_C += \
$(CORE_DIR)/vidhrdw/system1_vidhrdw.c $(CORE_DIR)/drivers/system1.c \
$(CORE_DIR)/vidhrdw/segasyse_vidhrdw.c $(CORE_DIR)/drivers/segasyse.c \
$(CORE_DIR)/machine/system16_machine.c $(CORE_DIR)/vidhrdw/system16_vidhrdw.c $(CORE_DIR)/vidhrdw/sys16spr.c \
$(CORE_DIR)/sndhrdw/system16_sndhrdw.c \
$(CORE_DIR)/drivers/system16.c $(CORE_DIR)/drivers/aburner.c $(CORE_DIR)/drivers/outrun.c \
$(CORE_DIR)/vidhrdw/segaic16.c $(CORE_DIR)/vidhrdw/segas16b.c $(CORE_DIR)/vidhrdw/segaorun.c $(CORE_DIR)/drivers/segas16b.c \
$(CORE_DIR)/sndhrdw/system16_sndhrdw.c $(CORE_DIR)/machine/segaic16.c $(CORE_DIR)/vidhrdw/segaxbd.c\
$(CORE_DIR)/drivers/system16.c $(CORE_DIR)/drivers/aburner.c $(CORE_DIR)/drivers/outrun.c $(CORE_DIR)/drivers/segaxbd.c \
$(CORE_DIR)/drivers/sharrier.c $(CORE_DIR)/drivers/system18.c \
$(CORE_DIR)/drivers/system24.c $(CORE_DIR)/machine/system24_machine.c $(CORE_DIR)/vidhrdw/system24_vidhrdw.c \
$(CORE_DIR)/vidhrdw/segaic24.c \
$(CORE_DIR)/drivers/system32.c $(CORE_DIR)/drivers/multi32.c $(CORE_DIR)/vidhrdw/system32_vidhrdw.c \
$(CORE_DIR)/vidhrdw/segaic24.c $(CORE_DIR)/vidhrdw/segas18.c \
$(CORE_DIR)/drivers/segas32.c $(CORE_DIR)/machine/segas32.c $(CORE_DIR)/vidhrdw/segas32.c \
$(CORE_DIR)/vidhrdw/segac2_vidhrdw.c $(CORE_DIR)/drivers/segac2.c \
$(CORE_DIR)/drivers/stv.c $(CORE_DIR)/drivers/stvhacks.c $(CORE_DIR)/machine/stvcd.c \
$(CORE_DIR)/machine/scudsp.c \
@@ -803,6 +824,7 @@ SOURCES_C += \
$(CORE_DIR)/vidhrdw/raiden_vidhrdw.c $(CORE_DIR)/drivers/raiden.c $(CORE_DIR)/drivers/raiden2.c \
$(CORE_DIR)/vidhrdw/dcon_vidhrdw.c $(CORE_DIR)/drivers/dcon.c \
$(CORE_DIR)/vidhrdw/sengokmj_vidhrdw.c $(CORE_DIR)/drivers/sengokmj.c \
$(CORE_DIR)/machine/seibuspi_machine.c $(CORE_DIR)/vidhrdw/seibuspi_vidhrdw.c $(CORE_DIR)/drivers/seibuspi.c \
$(CORE_DIR)/sndhrdw/t5182.c \
$(CORE_DIR)/vidhrdw/mustache_vidhrdw.c $(CORE_DIR)/drivers/mustache.c \
$(CORE_DIR)/vidhrdw/darkmist_vidhrdw.c $(CORE_DIR)/drivers/darkmist.c \
@@ -1040,9 +1062,16 @@ SOURCES_C += \
$(CORE_DIR)/drivers/n8080.c \
$(CORE_DIR)/drivers/mirax.c \
$(CORE_DIR)/machine/model1_machine.c $(CORE_DIR)/vidhrdw/model1_vidhrdw.c $(CORE_DIR)/drivers/model1.c \
$(CORE_DIR)/machine/model2_machine.c $(CORE_DIR)/vidhrdw/model2_vidhrdw.c $(CORE_DIR)/drivers/model2.c \
$(CORE_DIR)/sndhrdw/segadsb.c $(CORE_DIR)/sound/mpeg_audio.c \
$(CORE_DIR)/drivers/cv1k.c $(CORE_DIR)/vidhrdw/cv1k_vidhrdw.c $(CORE_DIR)/sound/ymz770.c \
$(CORE_DIR)/machine/sega315_5881.c $(CORE_DIR)/machine/sega315_5838.c \
$(CORE_DIR)/drivers/calorie.c \
$(CORE_DIR)/drivers/hvyunit.c \
$(CORE_DIR)/machine/mc8123.c \
$(CORE_DIR)/machine/namcoio_machine.c
$(CORE_DIR)/machine/namcoio_machine.c \
$(CORE_DIR)/drivers/tatsumi.c $(CORE_DIR)/vidhrdw/tatsumi.c $(CORE_DIR)/machine/tatsumi.c \
$(CORE_DIR)/drivers/tx1.c $(CORE_DIR)/vidhrdw/tx1_vidhrdw.c $(CORE_DIR)/machine/tx1_machine.c $(CORE_DIR)/sndhrdw/tx1_sndhrdw.c
@@ -1089,6 +1118,14 @@ else
CPUDEFS += -DHAS_ADSP2115=0
endif
CPU=$(strip $(findstring ADSP2181@,$(CPUS)))
ifneq ($(CPU),)
CPUDEFS += -DHAS_ADSP2181=1
HAS_ADSP2100 = 1
else
CPUDEFS += -DHAS_ADSP2181=0
endif
CPU=$(strip $(findstring Z80@,$(CPUS)))
ifneq ($(CPU),)
CPUDEFS += -DHAS_Z80=1
@@ -1345,6 +1382,15 @@ else
CPUDEFS += -DHAS_V33=0
endif
CPU=$(strip $(findstring V25@,$(CPUS)))
ifneq ($(CPU),)
OBJDIRS += $(CORE_DIR)/cpu/nec
CPUDEFS += -DHAS_V25=1
SOURCES_C += $(CORE_DIR)/cpu/nec/v25.c
else
CPUDEFS += -DHAS_V25=0
endif
ifeq ($(HAS_V30),1)
SOURCES_C += $(CORE_DIR)/cpu/nec/nec.c
ifeq ($(DEBUGGER),1)
@@ -1429,6 +1475,15 @@ else
CPUDEFS += -DHAS_I8X41=0
endif
CPU=$(strip $(findstring I8051@,$(CPUS)))
ifneq ($(CPU),)
OBJDIRS += $(CORE_DIR)/cpu/i8051
CPUDEFS += -DHAS_I8051=1
SOURCES_C += $(CORE_DIR)/cpu/i8051/i8051.c
else
CPUDEFS += -DHAS_I8051=0
endif
CPU=$(strip $(findstring M6800@,$(CPUS)))
ifneq ($(CPU),)
OBJDIRS += $(CORE_DIR)/cpu/m6800
@@ -1822,6 +1877,42 @@ else
CPUDEFS += -DHAS_TMS32025=0
endif
CPU=$(strip $(findstring MB86233@,$(CPUS)))
ifneq ($(CPU),)
OBJDIRS += $(CORE_DIR)/cpu/mb86233
CPUDEFS += -DHAS_MB86233=1
SOURCES_C += $(CORE_DIR)/cpu/mb86233/mb86233.c
else
CPUDEFS += -DHAS_MB86233=0
endif
CPU=$(strip $(findstring MB86235@,$(CPUS)))
ifneq ($(CPU),)
OBJDIRS += $(CORE_DIR)/cpu/mb86235
CPUDEFS += -DHAS_MB86235=1
SOURCES_C += $(CORE_DIR)/cpu/mb86235/mb86235.c
else
CPUDEFS += -DHAS_MB86235=0
endif
CPU=$(strip $(findstring ADSP21062@,$(CPUS)))
ifneq ($(CPU),)
OBJDIRS += $(CORE_DIR)/cpu/sharc
CPUDEFS += -DHAS_ADSP21062=1
SOURCES_C += $(CORE_DIR)/cpu/sharc/sharc.c
else
CPUDEFS += -DHAS_ADSP21062=0
endif
CPU=$(strip $(findstring I960@,$(CPUS)))
ifneq ($(CPU),)
OBJDIRS += $(CORE_DIR)/cpu/i960
CPUDEFS += -DHAS_I960=1
SOURCES_C += $(CORE_DIR)/cpu/i960/i960.c
else
CPUDEFS += -DHAS_I960=0
endif
CPU=$(strip $(findstring TMS32031@,$(CPUS)))
ifneq ($(CPU),)
OBJDIRS += $(CORE_DIR)/cpu/tms32031
@@ -1859,6 +1950,42 @@ else
CPUDEFS += -DHAS_PSXCPU=0
endif
CPU=$(strip $(findstring H83002@,$(CPUS)))
ifneq ($(CPU),)
OBJDIRS += $(CORE_DIR)/cpu/h83002
CPUDEFS += -DHAS_H83002=1
SOURCES_C += $(CORE_DIR)/cpu/h83002/h83002.c
else
CPUDEFS += -DHAS_H83002=0
endif
CPU=$(strip $(findstring I386@,$(CPUS)))
ifneq ($(CPU),)
OBJDIRS += $(CORE_DIR)/cpu/i386
CPUDEFS += -DHAS_I386=1
SOURCES_C += $(CORE_DIR)/cpu/i386/i386.c
else
CPUDEFS += -DHAS_I386=0
endif
CPU=$(strip $(findstring MN10200@,$(CPUS)))
ifneq ($(CPU),)
OBJDIRS += $(CORE_DIR)/cpu/mn10200
CPUDEFS += -DHAS_MN10200=1
SOURCES_C += $(CORE_DIR)/cpu/mn10200/mn10200.c
else
CPUDEFS += -DHAS_MN10200=0
endif
CPU=$(strip $(findstring M37702@,$(CPUS)))
ifneq ($(CPU),)
OBJDIRS += $(CORE_DIR)/cpu/m37710
CPUDEFS += -DHAS_M37702=1
SOURCES_C += $(CORE_DIR)/cpu/m37710/m37710.c $(CORE_DIR)/cpu/m37710/m37710o0.c $(CORE_DIR)/cpu/m37710/m37710o1.c $(CORE_DIR)/cpu/m37710/m37710o2.c $(CORE_DIR)/cpu/m37710/m37710o3.c
else
CPUDEFS += -DHAS_M37702=0
endif
CPU=$(strip $(findstring ASAP@,$(CPUS)))
ifneq ($(CPU),)
OBJDIRS += $(CORE_DIR)/cpu/asap
@@ -1908,6 +2035,15 @@ else
CPUDEFS += -DHAS_ARM=0
endif
CPU=$(strip $(findstring ARM7@,$(CPUS)))
ifneq ($(CPU),)
OBJDIRS += $(CORE_DIR)/cpu/arm7
CPUDEFS += -DHAS_ARM7=1
SOURCES_C += $(CORE_DIR)/cpu/arm7/arm7.c
else
CPUDEFS += -DHAS_ARM7=0
endif
CPU=$(strip $(findstring JAGUAR@,$(CPUS)))
ifneq ($(CPU),)
OBJDIRS += $(CORE_DIR)/cpu/jaguar
@@ -1972,6 +2108,15 @@ else
CPUDEFS += -DHAS_SH2=0
endif
CPU=$(strip $(findstring SH3@,$(CPUS)))
ifneq ($(CPU),)
OBJDIRS += $(CORE_DIR)/cpu/sh3
CPUDEFS += -DHAS_SH3=1
SOURCES_C += $(CORE_DIR)/cpu/sh3/sh3.c
else
CPUDEFS += -DHAS_SH3=0
endif
CPU=$(strip $(findstring DSP32C@,$(CPUS)))
ifneq ($(CPU),)
OBJDIRS += $(CORE_DIR)/cpu/dsp32
@@ -2504,6 +2649,14 @@ else
SOUNDDEFS += -DHAS_C140=0
endif
SOUND=$(strip $(findstring C352@,$(SOUNDS)))
ifneq ($(SOUND),)
SOUNDDEFS += -DHAS_C352=1
SOURCES_C += $(CORE_DIR)/sound/c352.c
else
SOUNDDEFS += -DHAS_C352=0
endif
SOUND=$(strip $(findstring QSOUND@,$(SOUNDS)))
ifneq ($(SOUND),)
SOUNDDEFS += -DHAS_QSOUND=1
@@ -2657,9 +2810,19 @@ SOUNDDEFS += -DHAS_ICS2115=0
endif
SOURCES_C += \
$(CORE_DIR)/lib/mame-chd/chd.c \
$(CORE_DIR)/lib/mame-chd/mame_sha1.c
# libchdr: reads the hard disk CHDs (every version, zlib/LZMA/Huffman/FLAC)
SOURCES_C += \
$(CORE_DIR)/lib/libchdr/src/libchdr_bitstream.c \
$(CORE_DIR)/lib/libchdr/src/libchdr_cdrom.c \
$(CORE_DIR)/lib/libchdr/src/libchdr_chd.c \
$(CORE_DIR)/lib/libchdr/src/libchdr_flac.c \
$(CORE_DIR)/lib/libchdr/src/libchdr_huffman.c \
$(CORE_DIR)/lib/libchdr/deps/lzma/LzFind.c \
$(CORE_DIR)/lib/libchdr/deps/lzma/LzmaDec.c \
$(CORE_DIR)/lib/libchdr/deps/lzma/LzmaEnc.c
SOURCES_C += \
$(CORE_DIR)/libretro-deps/libFLAC/bitreader.c \
$(CORE_DIR)/libretro-deps/libFLAC/cpu.c \
@@ -2673,6 +2836,22 @@ SOURCES_C += \
$(CORE_DIR)/libretro-deps/libFLAC/stream_decoder.c \
$(CORE_DIR)/libretro-deps/libFLAC/window.c
SOURCES_C += \
$(CORE_DIR)/lib/zlib/adler32.c \
$(CORE_DIR)/lib/zlib/crc32.c \
$(CORE_DIR)/lib/zlib/deflate.c \
$(CORE_DIR)/lib/zlib/inffast.c \
$(CORE_DIR)/lib/zlib/inflate.c \
$(CORE_DIR)/lib/zlib/inftrees.c \
$(CORE_DIR)/lib/zlib/ioapi.c \
$(CORE_DIR)/lib/zlib/trees.c \
$(CORE_DIR)/lib/zlib/uncompr.c \
$(CORE_DIR)/lib/zlib/unzip.c \
$(CORE_DIR)/lib/zlib/zutil.c
# sljit: run-time code generator of the MIPS recompilers (empty where they are not supported)
SOURCES_C += $(CORE_DIR)/lib/sljit/sljit_mame.c
ifeq ($(STATIC_LINKING),1)
else
SOURCES_C += \
@@ -2697,23 +2876,17 @@ SOURCES_C += \
$(LIBRETRO_COMM_DIR)/string/stdstring.c \
$(LIBRETRO_COMM_DIR)/utils/md5.c \
$(LIBRETRO_COMM_DIR)/vfs/vfs_implementation.c \
$(LIBRETRO_COMM_DIR)/time/rtime.c \
$(CORE_DIR)/lib/zlib/adler32.c \
$(CORE_DIR)/lib/zlib/crc32.c \
$(CORE_DIR)/lib/zlib/deflate.c \
$(CORE_DIR)/lib/zlib/inffast.c \
$(CORE_DIR)/lib/zlib/inflate.c \
$(CORE_DIR)/lib/zlib/inftrees.c \
$(CORE_DIR)/lib/zlib/ioapi.c \
$(CORE_DIR)/lib/zlib/trees.c \
$(CORE_DIR)/lib/zlib/uncompr.c \
$(CORE_DIR)/lib/zlib/unzip.c \
$(CORE_DIR)/lib/zlib/zutil.c
$(LIBRETRO_COMM_DIR)/time/rtime.c
endif
ifeq ($(ZLIB_UNCOMPRESS), 1)
SOURCES_C += \
$(CORE_DIR)/lib/zlib/uncompr.c
endif
ifeq ($(USE_CYCLONE), 1)
CPUDEFS += -DHAS_CYCLONE=1
SOURCES_ASM += $(CORE_DIR)/cpu/m68000_cyclone/cyclone.s
SOURCES_ASM_PP += $(CORE_DIR)/cpu/m68000_cyclone/cyclone.S
SOURCES_C += $(CORE_DIR)/cpu/m68000_cyclone/c68000.c
endif
Makefile.split
+2797
View File
File diff suppressed because it is too large. Load diff
docs/capcom-cps3.md
+115
View File
@@ -0,0 +1,115 @@
# Capcom CPS-3: how the driver works and where it differs from the hardware
Sets: `redearth`, `warzard`, `sfiii`, `sfiii2`, `jojo`, `sfiii3`, `jojoba`
and their clones (53 in all, MAME's list without the multi-game bootlegs),
plus `sfiii4n`, the "4rd Arrange Edition 2013" hack of 3rd Strike that
FBNeo has and MAME does not.
Files: `src/drivers/cps3.c` (memory map, flash SIMMs, video, DMA, sets),
`src/sndhrdw/cps3_sndhrdw.c` (the 16 voice sample chip). A C89 port of
current MAME's `cps3.cpp` and `cps3_a.cpp`.
## The board
- A custom Hitachi SH-2 at 25 MHz that decrypts what it reads from the BIOS,
the program SIMMs and its cache RAM, with a per-game key stored in the
cartridge.
- The game in flash SIMMs: two SIMMs of 4 Fujitsu 29F016A chips (2 MB each)
for the program, up to four SIMMs of 8 chips for graphics and samples.
- 2D video: sprites with zoom, tilemaps drawn as sprites, a text layer,
palette DMA with fades, character DMA with RLE decompression.
- 16 voices of 8-bit samples read from the graphics SIMMs.
- A SCSI CD-ROM drive: the BIOS writes the game from the CD into the SIMMs.
## No CD drive
The CD drive is not emulated. All sets run from SIMMs already written:
- The "NO CD" sets come with their SIMMs and a BIOS that does not look for a
drive, as in MAME.
- The CD sets (Europe, USA, Japan, Asia, Hispanic versions) get the SIMM data
of their version, the same as the NO CD set of that date (the SIMM
contents do not depend on the region, the BIOS does). As in FBNeo, which
plays them the same way. MAME needs the CD image instead.
- The CD BIOSes would stop on the missing drive. The BIOS has a flag the
no-CD BIOSes have set (byte 0x1fecc, bit 0); the driver sets it, and the
game runs from the SIMMs.
- The Red Earth / Warzard CD BIOSes have no such flag: the driver starts the
game from the SIMMs as the BIOS would (PC and SP from the program's vector
table, VBR on it), as FBNeo does.
The flash chips answer the Fujitsu command set (ID, program, erase), but
what is written to them is not saved: no set writes them while playing.
## Region
The region is not a switch on the board: it is a byte in the cart's flash
(the low nibble of the BIOS byte 0x1fecb, 0x1fedb on Red Earth / Warzard),
which the BIOS and the games read. A fake DIP switch, "Region", patches it at
reset, as in FBNeo: Japan, Asia, Europe, USA, Hispanic, Brazil, Oceania or
the second Asia code, or "As BIOS" to keep the dumped value. The default is
Europe for every set, whatever region its BIOS has; 2nd Impact, which had no
European release, defaults to USA. It changes the boot screen colour, the
warnings, the coin settings, the language and the title (Warzard in Japan,
Red Earth elsewhere). Change it, then reset.
The game options (coins, difficulty, monitor flip, language...) are in the
games' own test menu (F2) and kept in the cart's EEPROM, saved as NVRAM.
## Encryption
The BIOS is decrypted at load. The program SIMMs are kept as dumped and also
decrypted into a copy the CPU fetches opcodes from; data reads come out
decrypted, as the custom CPU reads them. Two hooks in the SH-2 core (both
optional, unused by the other SH-2 drivers) do this:
- `opcode_read`: the opcode fetch, from the BIOS, the decrypted program copy
or the decrypted copy of the cache RAM.
- `dma_read_hook`: the SH-2 DMA bypasses the decryption on the real board;
the hook re-encrypts what the handlers decrypted.
`sfiii2` runs off a "dead" cartridge: the key is gone and its program is
stored with code encrypted and data not, as in MAME.
## Video
The renderer is MAME's: sprites and tilemaps go to a render buffer of
palette indexes (with the shadow/highlight blend bits), which is copied to the
screen through the full screen zoom; the text layer is drawn on top. Tiles
are read straight from the character RAM (no gfx elements to keep dirty).
Colours are 15-bit with no extension of the low bits, as on the board (its
video DAC has them grounded). The screen width follows the CRTC registers, as
in MAME (384 pixels in the games checked).
## Idle loop
Each game waits for the vblank interrupt by reading a word of the main RAM
in a loop. When the loop reads it, the CPU skips to the next event (the
addresses are FBNeo's, one per game and version). Speed goes from about
4.5x to 12-16x real time on an x86 core. The games run the same; only the
attract mode can pick other fighters, since the games draw random numbers
from the time spent in that loop.
## Sound
MAME's sound device: 16 voices, signed 8-bit samples, the board clock / 3 /
384 (37.3 kHz), loop and end addresses, a volume per side. Levels checked
against MAME's WAV output of the same attract mode.
## ROM loading of merged sets
Merged sets keep the files of the clones in subfolders of the parent's zip,
with the same names (`sfiii3n/sfiii3-simm1.0`, `sfiii3nr1/sfiii3-simm1.0`).
The ROM loader of this core matched by name only and took the first one.
It now looks for the expected CRC first, then for the name, so merged,
split and non-merged sets all load.
## Checked
- Attract mode of `sfiii3n`, `jojoba`, `sfiii2n`, `jojon`, `sfiiin`,
`redearthn` against MAME 0.264 at the same frames: the same screens.
- A game of 3rd Strike (coin, character select, fight).
- CD sets: the regional warning screens, then the game (`sfiii3`, `sfiii3u`,
`sfiiih`, `sfiii2`, `jojor2`, `jojobaner2`, `warzard`).
- Save states: loaded in a new process, the game goes on frame for frame.
- Big-endian: the PowerPC build renders as x86.
docs/cave-cv1000.md
+119
View File
@@ -0,0 +1,119 @@
# Cave CV1000: how the driver works and where it differs from MAME
Sets (MAME's list without the touch screen mahjong game `mmmbanc`):
| Board | Sets |
|---|---|
| CV1000-B (8 MB RAM) | `mushisam`, `mushisama`, `mushisamb`, `ibara`, `ibarao`, `ibarablk`, `ibarablka`, `espgal2`, `espgal2a`, `espgal2b`, `mushitam`, `mushitama`, `pinkswts`, `pinkswtsa`, `pinkswtsb`, `pinkswtsx`, `pinkswtssc`, `futari15`, `futari15a`, `futari10`, `futaribl`, `futariblj`, `mmpork`, `deathsml` |
| CV1000-D (16 MB RAM) | `dsmbl`, `ddpdfk`, `ddpdfk10`, `dfkbl` |
`futaribl` is the World / English set; the others are Japanese.
Files:
- `src/cpu/sh3/sh3.c`: the SH-3 (SH7709S) CPU and its peripherals.
- `src/cpu/sh3/sh3jit.c`: the SH-3 recompiler, included by `sh3.c`.
- `src/drivers/cv1k.c`: memory maps, NAND flash, RTC9701, inputs, sets.
- `src/vidhrdw/cv1k_vidhrdw.c`: the blitter (Cave's EPIC12 FPGA).
- `src/sound/ymz770.c`: the Yamaha YMZ770 ("AMM"), on `src/sound/mpeg_audio.c`.
All are C89 ports of current MAME (`sh.cpp`, `sh3comn.cpp`, `sh4*.cpp`,
`cv1k.cpp`, `epic12*.cpp`, `ymz770.cpp`).
## The board
- Hitachi SH7709S, an SH-3 at 102.4 MHz, big-endian, no FPU. The boot code
copies the game from the NAND flash to work RAM and runs it from there.
- The blitter: copies sprites from an 8192 x 4096 VRAM to the screen with
flips, tint, transparency and 8 source and 8 destination blend modes, and
uploads graphics to VRAM. The games wait on it.
- The YMZ770: 16 channels of compressed audio from two 4 MB flash chips,
and a sequencer.
- 128 MB NAND flash with the graphics and data, a NOR flash with the boot
code, the RTC9701 with its EEPROM (settings and high scores).
## CPU
The interpreter follows current MAME's SH-3 instruction by instruction,
with the cycle counts of MAME's recompiler (MAME only runs the SH-3 with its
recompiler) and MAME's SH7709S cache and bus timing model: every data access
goes through a model of the 16 KB cache, the write-back, the burst fills and
the wait states of each bus area. The games' speed (and their slowdowns)
depends on it.
Peripherals: the interrupt controller, the three timers (TMU), the DMA
controller (the transfer at once, the end interrupt after the transfer
time, as MAME), the I/O ports (inputs, NAND control, RTC serial line), the
cache address array. The timers run on the machine time, as in MAME.
## Recompiler
Core option "SH-3 Dynarec" (enabled by default; offered for these games
only, on the hosts where it runs: x86, x86-64, ARMv7, AArch64, except the
systems that forbid run-time code generation). Big-endian hosts use the
interpreter.
It gives the same results as the interpreter, cycle for cycle: a saved
state is the same with and without it, so netplay, save states and RunAhead
don't depend on it.
- Straight runs of instructions, up to an unconditional branch and its
delay slot, become native code (sljit, as the MIPS and ADSP recompilers
of this core). Conditional branches leave the block or loop inside it.
- The timeslice is checked before every instruction, as the interpreter's
loop does; the cycles are taken in the interpreter's order around the
memory accesses and the bus timing.
- Loads and stores compute their address natively and call the
interpreter's accessors (memory handlers, cache and bus timing). The
instructions without native code call the interpreter for that
instruction.
- The block leaves when an interrupt becomes pending or a write touches
translated code. Writes over translated code (CPU stores, DMA) and state
loads flush the translations.
## Speedups
As in MAME, each game has an idle loop speedup: the read of the variable the
game polls in its wait loop skips 10 us of CPU time. The loop reads it in
the delay slot of its branch; MAME's recompiler reports there the PC it
stored two bytes after the loop start, so it skips on every pass; this
driver does the same with the delay slot's own PC.
MAME suspends the CPU for those 10 us. This core's scheduler doesn't give
the time back to a CPU resumed in the timeslice that suspended it, so the
CPU would fall further behind on every pass: the 10 us are eaten from the
timeslice instead (1024 cycles), with the same effect.
## Video
The VRAM is kept as 16-bit pixels (the 5-5-5 colour and the transparency
bit), 64 MB instead of MAME's 128 MB of 32-bit pixels; the blits work on
the same values as MAME's. The blitter runs at once when started, and is
busy for the time MAME computes for that blit (the games read the busy
flag). MAME can run it in a separate thread; this core doesn't.
## Sound
The YMZ770 decodes MAME's AMM variant of MPEG audio, added to
`mpeg_audio.c` next to layers I and II (used by the Sega DSB), which are
unchanged.
## NAND flash, RTC, NVRAM
- The NAND is read with its spare area and bad block table through the
flash interface and port E (busy for 25 us after a page read).
- The RTC9701 is set from the host clock at start, as MAME does.
- NVRAM: the RTC EEPROM, and the NAND blocks the game erased or programmed
(only those, not the 128 MB).
## Save states
Every part has its state saved (CPU, peripherals, cache model, blitter
and VRAM, YMZ770, NAND, RTC). A state is about 77 MB with the VRAM (85 MB on
CV1000-D). Tested: a save and load on every frame (RunAhead-like) gives the
same frames, audio and state as a run without them.
## Not done
- `mmmbanc` (Medal Mahjong Moukari Bancho), a touch screen game.
- Akai Katana and DoDonPachi SaiDaiOuJou: commented out in MAME too.
docs/sega-model1.md
+203
View File
@@ -0,0 +1,203 @@
# Sega Model 1: how the driver works and where it differs from the hardware
Sets: `vr`, `vformula`, `vf`, `swa`, `swaj`, `wingwar`, `wingwaru`,
`wingwarj`, `wingwar360`, `netmerc`.
Files: `src/drivers/model1.c` (boards, maps, ROMs), `src/machine/model1_machine.c`
(the TGP), `src/vidhrdw/model1_vidhrdw.c` (the renderer, ported from current
MAME), `src/sndhrdw/segadsb.c` (the Digital Sound Board of Star Wars Arcade).
## The TGP (geometry coprocessor)
The TGP is a Fujitsu MB86233 DSP running a program from a 315-xxxx ROM:
315-5573 (Virtua Racing, Virtua Formula), 315-5724 (Virtua Fighter), 315-5711
(Star Wars Arcade, Wing War, NetMerc). The V60 sends it commands (a function
number and its arguments) through a FIFO and reads the results back.
The driver runs the TGP functions in C (high level emulation, HLE), started
from MAME 0.215, the last MAME with an HLE TGP. In MAME 0.215 Virtua Racing had
no HLE at all and Star Wars Arcade and Wing War did not work.
### Checked against the real program
The core also contains the MB86233 (from the Model 2 work), so the real TGP
program can run next to the HLE. A development build (`-DMODEL1_TGP_DEV`)
reads `MODEL1_TGP` from the environment:
- `lle`: the game runs on the real TGP program only.
- `oracle`: the game runs on the real TGP program, the HLE gets the same
input, and every call is compared: function, arguments, the results of
both. The pairing follows the input stream (a call ends when the DSP takes
the next function word), so a function giving a wrong number of results
does not shift the others. The TGP RAM both sides keep is compared every
frame. Every 600 frames it prints, for each function, the calls that were
exact, near (rounding), wrong, or gave a wrong number of results.
With this, every function the games call was rewritten from the DSP program
until the results match bit for bit: same table lookups (sine, 1/x, 1/sqrt,
atan come from the TGP's table ROM through its I/O ports, with one
multiply-subtract step), same order of the sums, same comparisons (the ALU's
`-0` is neither negative nor positive). Checked on attract and play of
`vr` (three tracks), `vformula`, `vf`, `swa`, `wingwar`, `wingwar360` and
`netmerc`: no call differs and the TGP RAM stays identical.
Virtua Fighter's program (315-5724) is marked as a bad dump in MAME, but it
runs the game on the MB86233 core, so it is checked the same way. About half
of its functions differ from 315-5573 (matrix stack and saved matrices at
other addresses, the camera, collision bitmaps, ground box test, list walks
in the copro RAM), so it has its own table. MAME 0.215 used the Virtua Racing
table for it, with guessed camera functions (one returned random numbers),
which put the camera far from the fighters. For Virtua Fighter the oracle
also compares the TGP's internal RAM after every call. Over 9000 frames of
attract and fights, 55 functions and 3.8 million calls give the same results
and the same RAM.
The table lookups, the copro RAM (0x2000 words; with address bit 0x40000 set
the address steps by 4) and the list functions follow current MAME.
### Program bugs reproduced
The HLE reproduces what the real programs do, bugs included, because the
games run with them on the real boards:
- 315-5711 `roty` starts its first sum from the DSP's `d` register, which
still holds the dispatch address (a denormal): the first matrix element
gets `0x6c` added to it.
- 315-5711 `normalize` never loads y; it uses whatever the scratch word at
`$71` holds from an earlier function (tracked by the HLE).
- 315-5711 `f47` starts its sum of squares from the z difference.
- 315-5711 `fsqrt` skips the mantissa step and does not return a square root.
- The matrix stack keeps 7 levels; past them the depth only counts (315-5711
pushes again past 8, while its pops past 7 only count). The matrix slots
and the 315-5711 accumulator stack sit in the same TGP RAM, as on the
board.
- 315-5711 `f52` (0x34, matrix inverse; Star Wars Arcade calls it) works
by cofactors, never reads the first element, ORs two elements where a
subtract is expected, and adds in the second element the scratch word
`$11` an earlier function left (push, multiply and read leave a matrix
element or argument there; tracked by the HLE).
- 315-5711 `f56` (0x38, segment against a polygon list) stops at the first
polygon hit, not the nearest one.
- The 315-5711 games use the current matrix before setting it: the HLE starts
from what the TGP RAM holds at power on (zeros in the emulated TGP).
### What is not emulated
- Table entries a program leaves empty (it returns at once) take no
arguments and give no results; 315-5724 functions no game was seen calling
are not emulated, except the simple ones (normalize, divide, set the
translation).
- 315-5711 functions no game was seen calling: self tests 0x04, 0x3d, 0x3e
(results 0), 0x42 (matrix stack pop and multiply, with bugs overwriting the
stack), 0x21 (the program jumps into the middle of another function). They
take and give the right number of words so the command stream stays in step.
### ROMs
The TGP program ROM stays in the sets as in current MAME. For Star Wars
Arcade, Wing War and NetMerc the HLE follows 315-5711 with CRC 6a21f304, as
current MAME. An older dump (CRC c5ddb8fc) differs in two words: the entry
of `f52` (which then reads the wrong RAM and gives NaNs) and the end test
of `f56`. It loads with a checksum warning; the HLE does not use the ROM.
The V60 reaches the TGP in its I/O space as well as in memory, with the
same mirrors as current MAME: Wing War sends its boot command (8, clear the
matrix stack) with an OUT to a mirror of the FIFO, and the real program
waits for it before taking any other command.
## I/O board
The Model 1 I/O board (model1io, model1io2: a Z80 with its own BIOS) is
simulated: inputs, DIP switches, analog channels and the backup are put where
the games read them in the 2 KB dual port RAM:
00-07 analog channels
08-0a IN0 - IN2 (active low)
0b-0d DSW1 - DSW3 (active low, all off)
0e board switches
0f outputs (lamps, coin counters)
11 drive board / motion base output
20 command (2 store the backup 0x100-0x1ff, 3 load it), 21 status
The DIP switches must read as off: 0 turned on the debug displays of Virtua
Racing and NetMerc. The backup is saved in the NVRAM file.
## Sound
Model 1 sound board (68000, two MultiPCM, YM3438) behind an i8251 UART at
31250 baud, as current MAME. Star Wars Arcade also has the Digital Sound
Board (Z80 + MPEG audio), which listens to the sound board's UART.
The simulated I/O board answers at once, so the V60 sends its first sound
commands before the 68000 has finished its init. The real UART holds one byte
and would lose the others; Virtua Fighter then stayed silent. The bytes for
the 68000 are kept in a queue.
Virtua Racing and Virtua Fighter play no sound in attract mode with their
default settings, as on the board.
## Save states
Besides the RAMs and registers, a save state keeps what MAME 0.78 does not
save by itself and what a game sets only once: the TGP FIFOs (a state can
fall between the words of a command, or before the V60 read the results),
the data ROM bank, the time left of the interval and UART timers, and the
renderer's view (viewport, light, light parameters: Virtua Fighter sends
them only when a stage starts, and without them a loaded state drew the
fighters black). Checked by loading in a new process: Virtua Fighter and
Virtua Racing's attract mode go on frame for frame as in a straight run
(analog controls: see Open questions).
## Other boards
- Link board (Virtua Racing, Virtua Formula, Wing War): not emulated; the
games see it with its CPU in reset and run stand-alone.
- R360 motion base (`wingwar360`): the game states it sends are answered as
the real base does, so a game starts. No motion.
- Polhemus tracker (`netmerc`): the board (a 386 with its own program) that
tracks the visor is not emulated. As in current MAME, the visor pose the
game reads at dual port RAM 0x80-0x8b (x, y, z, then three angles in
radians * 8192) is set once at reset, looking ahead. The gun on its mount
is not tracked: it uses the stick (analog channels 0 and 2), and moving
goes where the gun points.
- NetMerc gun mount calibration: the ends of both axes are kept in the
backup RAM (0x38 / 0x3c horizontal, 0x40 / 0x44 vertical). At boot the
game sets its factory calibration (0x46-0xc4, 0x21-0x69) only when one of
them is zero, so a new NetMerc backup RAM is 0-filled (the other games
get 1s, which Virtua Fighter needs): with 1s it kept them, divided by
zero, spun the gun, failed its checksum and stayed on one attract
screen. The stick covers the same range as the factory calibration.
- NetMerc sound: `mpr-18134` (the first sample ROM of the first MultiPCM)
is a bad dump, all 0xff, in the only set known (MAME has the same one).
That MultiPCM has no sample table, so the music it plays is silent; the
effects, on the second MultiPCM, play.
- NetMerc defaults (test menu, GAME ASSIGNMENTS): country Japan, attract
sound off, so attract mode is silent and starts with the Japan warning.
## Video
`model1_vidhrdw.c` is a C port of current MAME's `model1_v.cpp`. Two choices
keep the output the same on every CPU: float to int conversions follow x86
(out of range gives `INT_MIN`, other CPUs saturate), and the files of the TGP
and the renderer are compiled without fused multiply-add (GCC and clang fuse
`a*b+c` on PowerPC and ARM64). Big-endian PowerPC renders pixel for pixel as
x86.
Polygons with the moire flag (Virtua Fighter's shadows) are drawn as a
checkerboard, every other pixel, as in current MAME; a 720p capture of a
real Virtua Fighter board shows the same pattern.
Compared with captures of real boards: Virtua Fighter (the stages up to
Akira's: backgrounds, floors, colours, lighting, camera, shadows), Virtua
Racing (Bay Bridge: start grid, bridge, HUD), Star Wars Arcade (attract:
Star Destroyer, cockpit battle, hangar), Wing War and NetMerc.
## Open questions
- Virtua Fighter: the eight stages up to Akira's were compared with a
capture of a real board (backgrounds, floors, colours, camera); Dural's
stage and the bonus stage were not.
- After loading a state during play, an analog control (Virtua Racing's
accelerator) starts again from its rest position: the core's input
system does not save it. Digital inputs and attract mode go on as in a
straight run.
docs/sega-model2.md
+501
View File
@@ -0,0 +1,501 @@
# Sega Model 2: choices that differ from the hardware
The Model 2 driver (`src/drivers/model2.c`) emulates the boards as the games
see them. In a few places the hardware is not available or not emulated, and
the driver does something simpler. Each of those choices is listed here, with
the reason and its consequences.
## Communication board (network link)
The communication board links cabinets for multi-player games over a network.
It is not emulated: there is no network.
For most games the board reads as **absent** (the CN register reads 0xff).
The games that look for it then run as single machines.
### Virtual-On: board present, link always stand-alone
Sets: `von`, `vonu`, `vonj`.
**Why.** Virtual-On does not start a game without the board, even on a
machine set to stand-alone. At boot (addresses from `von`):
1. `0x185d0` sets the defaults: role stand-alone, link mode 0.
2. `0x18920` reads the link ID from the backup RAM (byte `0x1d00028`:
0 slave, 1 master, other values stand-alone; the factory setting is 2).
3. `0xc6480` initialises the link. It reads the board's CN register first.
Without a board it prints "THERE IS NO COMMUNICATION BOARD!", sets the
link mode to 0xff and returns, without looking at the link ID.
With link mode 0xff the game never leaves the attract mode: after a coin the
screen stays black and silent (game mode 4, sub-state 0 waits on a status
word that stays 0xff).
With a board present, step 3 enables it (CN=1) and waits for the board's
firmware to report ready (ZFG=1, read as bit 7 of the FG register going to
0). With the link ID on stand-alone it then returns at once and the game never
uses the link. A board that is present but never ready stops the game at boot;
this is also what the current MAME device does without its network
simulation, and MAME lists these sets as not working.
**What the driver does.**
- The board reads as present and reports ready as soon as the game enables
it (`m2comm_ctrl_w`, CN=1 sets ZFG=1). Its shared RAM is plain RAM.
- The link ID always reads as stand-alone (`von_linkid_r`, installed over the
backup RAM dword at `0x1d00028`). Writes still go to the backup RAM.
**Consequences.**
- Master and slave are not available. The test menu always shows
stand-alone, whatever is chosen there.
- The game computes the backup RAM checksum by reading through the same
handler, so the checksum stays valid and the other settings are kept.
- An NVRAM from another emulator with the link set to master or slave fails
the checksum once: the game then restores its factory settings.
**How it was checked.** A valid NVRAM with the link ID on slave (checksum
recomputed with the game's own CRC, table at `0x2f20` in `von`) stops at boot
on "THIS IS SLAVE SITE" without the override. With the override, the same
NVRAM boots, plays a game, and keeps its other settings.
**Not added: `vonr` (Virtual-On Relay).** That version always sets its role
to relay (`0xf1cf0` writes 0) before the link is initialised, and then waits
for the network. It cannot run as a single machine.
### Daytona USA: factory link ID forced to single at start-up
Sets: `daytona`, `daytonase`, `daytona93`, `daytonas`.
**Why.** Daytona USA runs without the board, but its factory settings in the
program ROM set the link ID to master. On a new NVRAM (or after a factory
reset) the game uses those settings and keeps looking for the other cabinets
("NETWORK CHECKING"), so a game never starts.
**What the driver does.** When the game is loaded, `DRIVER_INIT( daytona )`
finds the factory settings table in the program ROM (it starts with
`SEGA@\x82`) and changes the link ID at offset 0x0b from 1 (master) to
0 (single). The board reads as absent.
| Set | Table | Factory link ID | Patched |
|---|---|---|---|
| `daytona` | `0x39d60` | 1 (master) | yes |
| `daytonase` | `0x3ab20` | 1 (master) | yes |
| `daytonas` | `0x3c570` | 1 (master) | yes |
| `daytona93` | `0x3c150` | 0 (single) | no, already single |
**Consequences.**
- Only the factory value changes. A link ID already saved in the NVRAM is
kept, and the setting can still be changed in the test menu. Set to master
or slave, the game waits for the network as on the real hardware; set it
back to single to play.
- Restoring the factory settings from the test menu gives single, not
master.
### Motor Raid
Sets: `motoraid`.
The game has link code ("Network Check"), but with the board absent it
starts and plays with its factory settings. Nothing is changed.
## Model 1 I/O board (original Model 2)
Sets: `daytona` and clones, `vcop`, `vcopa`.
The original Model 2 reads its inputs through a Model 1 I/O board: a Z80
with its own BIOS, behind a dual-port RAM at `0x1c00000`.
- With the BIOS (`model1io.zip` for Daytona USA, `model1io2.zip` for Virtua
Cop), the board runs its own firmware on an emulated Z80.
- Without it, the board's firmware is simulated: the driver writes the
inputs, the analog channels and the light guns where the games read them,
and handles the backup commands. Both BIOS files are optional ROMs.
## INDY 500 and Over Rev (Model 2B, `indy500` machine)
Sets: `indy500`, `indy500d`, `indy500to`, `overrevb`, `overrevba`.
- **Drive board (force feedback).** The games write their commands to it
through port E of the 315-5649 and never wait for an answer. It is not
emulated: the writes are ignored, as in MAME when no drive board program
is loaded.
- **Communication board program.** The Over Rev sets list the communication
board program (`epr-18643.7`) as in MAME. Its CPU is not run, so the ROM
is optional: the sets load with or without it.
- **Over Rev parent.** As in MAME, the parent `overrev` is the Model 2C
version (see the Model 2C sections), so `overrevb` and `overrevba` load
from `overrev.zip`. The I/O board BIOS entries (`model1io`, `model1io2`),
like the other BIOS sets of the core, are not in the game list: loading
their zip reports that there is no such game instead of starting a
machine without a program.
- **Inverted pedals.** Over Rev reads its pedals inverted (0xff released), as
`PORT_REVERSE` in MAME. The driver inverts those channels itself.
Super GT 24h (`sgt24h`) runs on the same machine. Its pedals are read
inverted too, and it uses the same driver init as Over Rev.
## Sound link (MIDI input of the SCSP)
On Model 2A and later the i960 sends its sound commands through a UART to the
MIDI input of the SCSP. The driver sends a byte only when the SCSP input
queue has room, so no command is lost; while the queue is full the UART
reports itself busy and the game waits.
The SCSP input queue holds 32 bytes, as in current MAME (the original MAME
0.78 code had 8). With 8 bytes Super GT 24h hung at the end of its boot: the
sound program does not read the queue for a while, and the game sends sound
commands from its vertical blank interrupt, so it waited there for several
frames. Its frame timer (same interrupt priority) expired meanwhile; the
i960 records such an interrupt in its interrupt table, which this game keeps
in ROM, so the interrupt was lost and the main loop waited for the timer
forever (black screen after "STAND ALONE"). With 32 bytes the commands fit
and the game plays.
## Rail Chase 2: mirrored sample ROMs
Sets: `rchase2`.
The sound board takes either four 16 Mbit sample ROMs (IC32, IC33, IC34,
IC35) or two 32 Mbit ones (IC32, IC34). Rail Chase 2 has two 16 Mbit ROMs in
the 32 Mbit positions IC32 and IC34. A 16 Mbit ROM there ignores the top
address line, so it shows up twice: the region at 0x200000 mirrors IC32 and
the one at 0x600000 mirrors IC34.
The sound program streams some effects through the 68000 into ring buffers
in sound RAM, reading them from those mirrors (the title screen animation
reads its stream from 0xa1e97c, inside the mirror of IC32). MAME loads the
ROMs at 0x000000 and 0x400000 and leaves the mirrors empty, so those effects
play silence: the title animation is silent and some in-game effects are
missing, as reported for MAME (mametesters 09393).
The ROM definition loads each ROM a second time into its mirror (`ROM_RELOAD`), as the same fix proposed to MAME.
**How it was checked.** Current MAME (built from source, October 2026), with
no input, plays nothing during the title animation (22-30 s, 56-62 s and
90-96 s of the attract mode), as this core did before the change. With the
same mirroring added to MAME's `init_rchase2`, MAME plays the title
animation sound at the same points as this core. The billboard ROM
(`segabill`), not dumped here, was an empty placeholder in that MAME test; it
drives the score display only. With it the title
animation has its sound and the in-game sound is about a third louder (the
effects that were missing). The video is unchanged. The other Model 2 sets
fill every ROM position they use, or (`dynabb`) use the four-ROM layout, where
an empty socket is not a mirror.
## Sound: the SCSP effect DSP
Sets: every SCSP game that loads a DSP program (Dead or Alive among them).
The SCSP has a small DSP for effects (reverb, echo). The slots send their
output to it (ISEL, IMXL), it runs its microprogram once per sample with its
delay lines in the sound RAM (RBP, RBL), and its 16 outputs are mixed with
the EFSDL and EFPAN of slots 0-15. The SCSP of this core did not emulate it,
so those effects were missing, and the sounds a game sends only to the DSP
were silent. The DSP is now the one of current MAME (`src/sound/scspdsp.c`),
compared with MAME's on the Dead or Alive program and on random programs:
same outputs, registers and delay RAM, sample by sample.
**Dead or Alive and the MADRS registers.** The DSP reads its delay line
addresses from the MADRS registers (`0x780-0x7bf`). MAME also writes the
range `0x7c0-0x7ff` to MADRS, as a mirror. Dead or Alive loads MADRS and then
clears `0x7c0-0x7ff`, so in MAME every delay line address becomes 0: the
reverb feeds back into one word, its output drifts to a DC level and
saturates, and the sound breaks up and then goes silent (listed in MAME's
known issues for `doa`). The mirror is not from the hardware: it replaced an
out-of-bounds write in 2014, and Mednafen (checked on Saturn hardware) maps
MADRS at `0x780-0x7bf` only. Here `0x7c0-0x7ff` is ignored and reads as 0.
**Master volume.** The SCSP master volume (MVOL) now scales the output once
the game has written it, as in MAME. Dead or Alive keeps it at 0 for the
first seconds while its DSP starts on an uninitialised delay RAM; without
MVOL that start was audible as a burst of noise. The games that use 15 (the
maximum) sound exactly as before.
**How it was checked.** MAME with the mirror removed plays the Dead or Alive
attract mode for over 11 minutes without the DC drift (it saturated within
the first minute before). In this core the games that do not start the DSP
produce exactly the same audio as before.
## Video: tile layers and polygons
The tile layers (System 24 tilemaps A and B) are mixed among themselves
first, A over B whatever their priority bits; the priority bit of the
pixel that wins then puts it behind or in front of the polygons. MAME draws
each priority on its own (the low tiles of A and B, the polygons, the high
tiles of A and B), so a high tile of B covers a low tile of A: on the
Virtua Cop 2 stage select the city map (tilemap B, priority set) hid
"SHOOT TO SELECT" (tilemap A), as listed in MAME's known issues for
`vcop2`. The other Model 2 games checked look the same as before.
## Video: black polygon pixels
The polygons are drawn into their own buffer, then laid over the tile
layers. MAME's buffer holds `rgb_t` pixels, whose alpha byte makes a drawn
black pixel (0xff000000) different from an empty one (0). This core stored
plain RGB and took every black pixel as empty, so wherever a polygon was
pure black the layer behind showed through: blue car shadows and missing
dust in Sega Rally, blue tyres and shadows in INDY 500 and Super GT, the
sky behind black clothes in Dead or Alive, the attract backgrounds of Motor
Raid. Drawn pixels now carry the same opaque marker in the top byte. All the
Model 2 games were compared before and after; the changed pixels are the
black ones, and they now match MAME.
## Sega Rally Championship (Model 2A)
Sets: `srallyc`, `srallycb`, `srallycc`, `srallycdx`, `srallycdxa`.
- **Gear lever.** The H-pattern lever is read on port C bits 4-6. As for
Daytona USA it is built from two buttons, shift up and shift down.
- **Drive board.** The force feedback board is written to through port E and
never answers; it is not emulated. Its program (`epr-17891`) and the
communication board program (`epr-16726`) are not listed.
- **Start grid.** MAME lists the initial placement of a few opponent cars as
slightly wrong, depending on the i960 clock. Here, with the i960 at half
and at double its clock, only one of the 8 start grid objects moves, by
about 0.3 units (it is still settling when the race starts). Compared with
a video of a real Model 2A-CRX, aligned on the race clock (chase view,
full throttle): same speed (220 km/h at 0'04"0), same course, and the
first opponent appears at the end of the village at 0'05"0 in both, at the
same distance up to 0'06"0. Nothing is changed.
## Manx TT Superbike (Model 2A)
Sets: `manxtt` (DX/Twin, Revision D), `manxttc` (DX/Twin, Revision C),
`manxttdx` (DX).
- **Cabinet type.** The MAME sets include an EEPROM image that sets the
cabinet type: DX for `manxtt`, Twin for `manxttc`. A new NVRAM starts from
it (`REGION_PROMS`, 16-bit little-endian as in MAME). The type can still be
changed in the test menu.
- **Motion slider (DX).** The DX bike moves; its drive board takes commands
on port E of the 315-5649 and answers on port D. At boot the game shows
"ACTIVE MOTION SLIDER / NOW CHECKING SYSTEM" (code at `0x5f580` in
`manxtt`): after command `0x3d` it waits up to 846 frames for status
`0xce`, sends the bike center value, then waits for `0xcd`. Without an
answer it shows "Error! ... Not Respond" and never starts; MAME stops
there (its known issue "no escape from active motion slider tutorial").
The board is simulated with those two answers: `0xce` while the command is
`0x3d`, `0xcd` otherwise. The board's error codes (`0xb0`-`0xb7`: first
setting, encoder, overcurrent, overheat, bank volume, ROM, RAM, centering)
are never sent. The bike does not move, of course.
- **Model 1 sound board (DX).** The DX cabinet has a Model 1 sound board
(68000, YM3438, two MultiPCM) next to the SCSP, for extra sounds. It runs as
a fourth CPU (`REGION_CPU4`, samples in `REGION_SOUND2`/`REGION_SOUND3`)
and gets the same sound commands from the i960 UART, as in MAME. Its replies
are not passed back: the i960 reads the SCSP's.
- **Communication board.** Its program (`epr-18643a`) is not listed; the
board is not emulated and the game runs as a single machine.
## Sky Target (Model 2A)
Sets: `skytargt`.
The stick is on analog channels 0 (Y) and 2 (X, reversed), as in MAME.
Machine gun, missile and view change are buttons 1-3.
## Air Walkers (Model 2A)
Sets: `airwlkrs`.
Up to four players on two input ports: port F bit 7 selects players 1-2 or
3-4 on ports C and D, and the matching start buttons on IN0 bits 4-5, as in
MAME.
## Hanguk Pro Yagu 98 (Model 2A)
Sets: `hpyagu98`.
The game stops with "Error #1" unless the NVRAM holds what its boot code
checks: EEPROM words 4-5, the string "98KOREA PRO B.B." at the start of the
backup RAM, a magic dword at `0x398` (`v * 3 + 0x3e82 == 0xf0c891a2`), and the
settings block at `0x10` with its CRC (a copy at `0x1d4` restores it when
only one is valid). MAME lists two hand-made images, EEPROM and backup RAM,
with the settings of Dynamite Baseball 97. A new NVRAM starts from them, as in
MAME (`REGION_PROMS` and `REGION_GFX1`); older sets without these two files
stop on "Error #1".
## Desert Tank (original Model 2)
Sets: `desert`.
Model 1 I/O board as Daytona USA (its BIOS runs when `model1io.zip` is
present). Steering, accelerator and brake on the I/O board analog inputs,
the shift lever as a toggle, as in MAME.
## Model 2C: the TGPx4 (MB86235)
The Model 2C boards replace the TGP with a Fujitsu MB86235 "TGPx4". Its
interpreter comes from current MAME (`src/cpu/mb86235`, in C89), with the
program memory, the external bus (buffer RAM at `0x400000`, the copro data
ROM at `0x800000`) and the two FIFOs as driver callbacks. As in MAME, the
CPU waits in halt until the i960 has sent its program, and a read from the
empty input FIFO repeats the instruction once the i960 pushes a value. Two
places differ from MAME, where its code is plainly a slip:
- **FEA/FES** (exponent add/subtract) keep the sign and the mantissa and
change only the exponent field; MAME keeps only the exponent field.
- **EBL** (the low 14 bits of the external base register) is written as the
low bits; MAME shifts the value up as for EBU.
None of the games checked showed a difference from either change.
The 2C games run faster than real time here, where MAME runs them at about
70%.
## Video: polygon clipping
A polygon is clipped against four planes, and a convex one gains at most one
vertex for each, so MAME's buffers hold 8. A bad polygon (self-crossing, or
with NaN coordinates) can double its vertices at each plane: Top Skater's
models drawn with the standard object format overflowed the buffers and
crashed the core. The buffers now hold 64 vertices and only polygons that
still fit in 8 are kept.
## Top Skater (Model 2C)
Sets: `topskatr`, `topskatru`, `topskatruo`, `topskatrj`.
The game uploads its own geometrizer program (MAME's notes: "a slightly
different geometry code"), and MAME shows no 3D. Its object data command
(`0x11`, the second bank of command numbers) reads a compact polygon list:
the attribute word, then only the points, three words for a triangle and
six for a quad. The standard format (no normals) also has three unused
normal words and, for triangles, an unused point. Read with the standard
format, every polygon after the first was garbage. The driver reads the
compact format for command `0x11` in this game only; the skaters, the
board, the ramps and the crowd are all drawn. The command word also carries the
center select in bits 6-7, as the rasterizer command does: the speed meter
is drawn around the window's second vanishing point, in the bottom left
corner. Compared with a video of the arcade game: the course, the HUD and
the speed meter are in the same places.
The program's command `0x1b` loads a second matrix and `0x1c` copies the
first matrix's translation into it; a vertex whose x has the lowest bit set
goes through the second matrix (the skinned joints of the skaters). MAME
pull request #16444 (jkind73, open) found the compact format and the second
matrix too.
The board has two foot sensors (front and tail), on while a foot stands on
it. MAME reads them active low, so with no input both feet are off the
board: the skater always jumps, floats 16 units above the ground with the
camera close behind, and its shadow (which the game puts on the ground
under the light) is far below, off screen. Here they are on at rest and a
button lifts a foot. Compared with a video of the arcade game at the same
race time, the skater now rides crouched, the camera is at the same
distance and the shadow is under the board. The attract demos, played by
the game, matched the video before already (shadows included).
The analog inputs are curving (channel 0, stick X) and slide (channel 1);
MAME puts both on the same axis, here slide is on stick Y so a pad can
reach both.
The music is on the DSB2 MPEG board (see the music board section).
## Sega Ski Super G (Model 2C)
Sets: `skisuprg`.
The drive board answers on port D to the commands on port E. At boot the
game shows "CHECK DRIVE BOARD" (code at `0x88b10`): it clears port E and
waits for `0xce` (ready), sends the inclining center and waits for `0xff`
(taken), within 479 frames; without an answer it stops on "DRIVE BOARD
TROUBLE CODE: FF", as in MAME. In game, `0xb0`-`0xb7` are board errors
(init, encoder, overload, overheat, bank volume, ROM...). The board is
simulated: `0xce` while port E is 0, `0xff` otherwise. The game then runs
through the World Series and the races.
Swing is on analog channel 0 (stick Y), inclining on channel 1 (stick X),
the foot sensors on port D are not read (port D is the drive board).
## Sega Touring Car Championship and Top Skater: music board (DSB)
Sets: `stcc`, `stccb`, `stcca`, `stcco` (DSB, Z80) and the Top Skater sets
(DSB2, 68000).
Their music is MPEG audio (layer II, 32 kHz stereo) on a Digital Sound
Board, from current MAME (`dsbz80.cpp`, `dsb2.cpp` and the decoder
`mpeg_audio.cpp`, in C89: `src/sndhrdw/segadsb.c`, `src/sound/mpeg_audio.c`).
The board's CPU gets the game's sound commands on its i8251, from the same
line as the SCSP (each byte the i960 sends goes to both), and drives the
decoder: start and end addresses, play, loop, stop, volume and stereo mode
for the DSB; a command FIFO and a 1 kHz timer interrupt for the DSB2. The
decoded audio is its own stream, mixed 9 dB under the SCSP's full level
(MAME mixes both at full level). The level was measured on two recordings
of Top Skater cabinets: with the music and the sound effects of the core as
separate tracks of the same run, aligned on the attract mode, the
recordings came out with the music 9 dB lower against the effects (within
1 dB, both recordings); at full level the music also clipped. The decoded
music itself matches the recordings (spectral correlation 0.9-0.97). The
recordings play the music about 0.45% faster than the core's 32 kHz
(emulated time); not changed, it may be the recordings. Touring Car's DSB
uses the same level (no recording checked).
The decoder never reads past the MPEG ROM (MAME guards this on the DSB2
only). The drive board and the communication board programs are not
listed.
## The House of the Dead (Model 2C)
Sets: `hotd`, `hotdo`.
The guns work as in Virtua Cop 2 (the 315-5649 serial channel), with the
ranges of MAME's `hotd` ports. MAME's prototype `hotdp` is not listed: one
of its texture ROMs was never dumped.
## Other Model 2C sets
`waverunr`, `bel`, `segawski`, `dynamcopc` and `overrev` (now the Model 2C
parent of the Model 2B sets) run with the inputs of MAME.
## Motor Raid - Twin/DX (Model 2A)
Sets: `motoraiddx`.
The DX cabinet has a moving bike, run by a drive board on the 315-5649
ports: the game writes commands to port E (inverted) and reads the board's
status on port D. The drive board's program is not dumped and MAME lists the
set as not working: the game stops at "DRIVEBOARD NOT RESPONSE ERROR".
The board is simulated, as for Manx TT DX. From the cabinet check (code
copied to RAM at `0x2158d0`, ROM `0xc58d0`):
- port D reads `0xcd` when the board is ready; the check then skips the
initialisation and centring steps (which wait for `0xcf` and `0xce`);
- the wire test sends commands `0xe0`-`0xef` and expects bit `n & 7`
cleared (table at ROM `0xc5720`); the simulation answers the same.
The bike does not move, the game runs as on a working cabinet.
## Rail Chase 2 (`rchase2a`)
A second program for Rail Chase 2 that reads the guns the other way round
(maybe a factory conversion). The guns are centred at `0x80` over the full
range, as MAME's `rchase2a` ports.
## Daytona USA hacks
Sets: `daytonat`, `daytonata` (Turbo hack), `daytonam` (To The MAXX),
`daytonagtx` (GTX 2004 Edition). Hacks by Kyle Hodgetts, listed by MAME as
not working; here they play.
- **To The MAXX**: the kit has a PIC 16F84 in socket IC15. It answers at
`0x240000`, where the third program ROM (`maxx.14`) is seen. As MAME:
16-bit reads of the first 32 bytes step a 4-bit counter and return the
PIC's answer.
- **GTX 2004**: a banked ROM over the data ROMs at `0x2c00000`. Reads of
some bytes switch the bank, as MAME (`0xff00c` and `0xf0003` bank 0,
`0xff000` bank 1, `0xffffc` the empty bank 2).
## Not added
- **Royal Ascot II** (`rascot2`): a horse racing terminal made for the
SegaNet network. It waits for the network ("SegaNet Wait Status" in MAME)
and never starts a race as a single machine.
- **Power Sled** (`powsled`, `powsledr`, `powsledm`): a network of
cabinets run by a Main unit, whose program was never dumped (MAME's
`powsledm` is a hack of the Relay program). Every version waits on the
network ("NETWORK: NG") in MAME, and would need the whole network to be
simulated.
jni/Android.mk
+3 -2
View File
@@ -5,7 +5,7 @@ CORE_DIR := $(ROOT_DIR)/src
include $(ROOT_DIR)/Makefile.common
COREFLAGS := $(DEFS) $(COREDEFS) $(CPUDEFS) $(SOUNDDEFS) $(ASMDEFS) $(DBGDEFS) -ffast-math -funroll-loops -DANDROID -DHAVE_ZLIB $(INCFLAGS)
COREFLAGS := $(DEFS) $(COREDEFINES) $(CPUDEFS) $(SOUNDDEFS) $(ASMDEFS) $(DBGDEFS) -ffast-math -funroll-loops -DANDROID -DHAVE_ZLIB $(INCFLAGS)
GIT_VERSION := " $(shell git rev-parse --short HEAD || echo unknown)"
ifneq ($(GIT_VERSION)," unknown")
@@ -16,7 +16,8 @@ include $(CLEAR_VARS)
LOCAL_MODULE := retro
LOCAL_SRC_FILES := $(SOURCES_C)
LOCAL_CFLAGS := -std=gnu90 $(COREFLAGS) -fsigned-char
LOCAL_LDFLAGS := -Wl,-version-script=$(ROOT_DIR)/link.T
LOCAL_LDFLAGS := -Wl,-version-script=$(ROOT_DIR)/link.T,-z,max-page-size=16384
LOCAL_SHORT_COMMANDS := true
ifeq ($(TARGET_ARCH_ABI),armeabi-v7a)
LOCAL_ARM_NEON := true
metadata/artwork/dotron.zip
BIN
View File
Binary file not shown.
metadata/catver.ini
+5451 -5045
View File
File diff suppressed because it is too large. Load diff
metadata/cheat.dat
+1023 -421
View File
File diff suppressed because it is too large. Load diff
metadata/hiscore.dat
+7 -2
View File
@@ -1688,6 +1688,7 @@ batriderhk:
mrdrillrj:
mrdrillr:
mrdrillrja2:
0:201038:288:76:76
sfiii3:
@@ -1829,6 +1830,7 @@ spf2xjd:
spf2ta:
spf2th:
spf2td:
spf2xpri:
0:ffd7aa:4e:00:02
0:ff8081:1:01:01
@@ -2775,7 +2777,9 @@ chinhero3:
0:e12a:1:03:03
asurabus:
asurabusa:
asurabusj:
asurabusja:
asurabusjr:
0:40326d:132:05:14
dynabomb:
@@ -3270,7 +3274,7 @@ theglob2:
0:7c4b:1:01:01
0:7c51:1:80:80
beastf:
beastfp:
0:4c46:3c:4d:00
0:4c8a:1:01:01
0:4cb0:1:15:15
@@ -5932,6 +5936,7 @@ offtwallc:
0:3fee2e:37:00:49
bublbobl:
bublbobr:
bub68705:
bublboblr:
bublboblr1:
metadata/history.dat
+29 -29
View File
@@ -18291,7 +18291,7 @@ F.A.Q. by Kevin Butler A.K.A. War Doc
$end
$info=batsugun,batugnsp,batsugna,
$info=batsugun,batsuguna,batsugunc,batsugunb,batsugunsp,
$bio
Batsugun (c) 02/1993 Toaplan.
@@ -20586,7 +20586,7 @@ Commodore Amiga (1990)
$end
$info=beastf,
$info=beastf,beastfp,
$bio
Beastie Feastie (c) 1984 Epos Corporation.
@@ -39674,7 +39674,7 @@ Graphic : Kim Eun Ae, Hong Young Joo, Whang O-Sik, Hong Dae Hyun
$end
$info=chplft,chplftb,chplftbl,
$info=choplift,chopliftu,chopliftbl,
$bio
Choplifter (c) 1985 Sega.
@@ -49927,7 +49927,7 @@ The title of this game translates from Japanese as 'Hanafuda at the Apartments'.
$end
$info=danceyes,
$info=danceyes,danceyesu,danceyesj,
$bio
Dancing Eyes (c) 08/1996 Namco.
@@ -57433,7 +57433,7 @@ Nintendo Famicom (1988, "Ikari 2 - Dogosoken")
$end
$info=dogyuun,
$info=dogyuun,dogyuuna,dogyuunb,dogyuunt,
$bio
Dogyuun (c) 10/1992 Toaplan.
@@ -63256,7 +63256,7 @@ This game is also known as "Dataeast's Hoops".
$end
$info=dunkmnia,dunkmnic,
$info=dunkmnia,dunkmniajc,
$bio
Dunk Mania (c) 1995 Namco.
@@ -68525,7 +68525,7 @@ Designed by : Luis Sanchez
$end
$info=ehrgeiz,ehrgeiza,
$info=ehrgeiz,ehrgeizua,ehrgeizja,
$bio
EZ : Ehrgeiz - God Bless The Ring (c) 1998 Square / Namco.
@@ -71900,7 +71900,7 @@ Buttons : 2
$end
$info=fgtlayer,
$info=fgtlayer,fgtlayerja,
$bio
Fighting Layer (c) 12/1998 Arika.
@@ -74054,7 +74054,7 @@ This game is also known as "Round-Up".
$end
$info=fixeight,fixeighb,
$info=fixeight,fixeightk,fixeighth,fixeighttw,fixeighta,fixeightu,fixeightj,fixeightt,fixeightkt,fixeightht,fixeighttwt,fixeightat,fixeightut,fixeightjt,fixeightbl,
$bio
Fixeight (c) 1992 Toaplan.
@@ -89643,7 +89643,7 @@ F.A.Q. by Kevin Butler A.K.A. War Doc
$end
$info=grindstm,grindsta,
$info=grindstm,grindstma,
$bio
Grind Stormer (c) 1992 Toaplan.
@@ -95537,7 +95537,7 @@ King Records released a limited-edition soundtrack album for this game (Konami G
$end
$info=hayaosi1,
$info=hayaosi2,
$bio
Hayaoshi Quiz Ouza Ketteisen (c) 1994 Jaleco.
@@ -100624,7 +100624,7 @@ Sega Saturn (1996, "Sega Ages : Rouka ni Ichidant-R")
$end
$info=47pie2,47pie2o,
$info=suchie2,suchie2o,
$bio
Idol Janshi Suchi-Pai II (c) 1994 Jaleco.
@@ -115022,7 +115022,7 @@ You can also get points by punching out enemies. If you can punch out an enemy w
$end
$info=kbash,
$info=kbash,kbashk,kbashp,
$bio
Knuckle Bash (c) 1993 Toaplan.
@@ -146695,7 +146695,7 @@ MSX (1985)
$end
$info=mrdrillr,
$info=mrdrillr,mrdrillrja2,
$bio
Mr. Driller (c) 1999 Namco.
@@ -153222,7 +153222,7 @@ PC [MS Windows] (2005, "Taito Legends")
$end
$info=nzerotea,
$info=nzeroteam,nzeroteama,nzeroteamb,zerotm2k,
$bio
New Zero Team (c) 1993 Seibu Kaihatsu.
@@ -168550,7 +168550,7 @@ Sony PlayStation 2 (2002, "Gunvari Collection + Time Crisis")
$end
$info=ptblank2,
$info=ptblank2,ptblank2a,ptblank2b,ptblank2c,ptblank2ua,gunbarla,
$bio
Point Blank 2 (c) 1999 Namco.
@@ -182610,7 +182610,7 @@ PC [MS-DOS, CD-ROM]
$end
$info=raidndx,raidndxa,raidndxb,raidndxj,raidndxm,
$info=raidendx,raidendxg,raidendxpt,raidendxa1,raidendxa2,raidendxk,raidendxu,raidendxnl,raidendxj,raidendxja,raidendxch,r2dx_v33,r2dx_v33_r2,
$bio
Raiden DX (c) 1994 Seibu Kaihatsu.
@@ -183143,7 +183143,7 @@ Level 15 : Before the boss appears, do not shoot any small tanks. Two small tank
$end
$info=raiden2,raiden2a,raiden2b,raiden2c,raiden2e,
$info=raiden2,raiden2g,raiden2gb,raiden2hk,raiden2j,raiden2sw,raiden2u,raiden2f,raiden2nl,raiden2es,raiden2i,raiden2au,raiden2e,raiden2eub,raiden2eua,raiden2eg,raiden2eup,raiden2ea,raiden2eu,raiden2k,raiden2dx,
$bio
Raiden II (c) 1993 Seibu Kaihatsu.
@@ -187724,7 +187724,7 @@ Total planner / Total cordinator : The Alive
$end
$info=revenger,
$info=revenger,revngr84,
$bio
Revenger (c) 1984 Epos.
@@ -210976,7 +210976,7 @@ Sega Saturn (1997)
$end
$info=soulclbr,soulclba,soulclbb,
$info=soulclbr,soulclbrab,soulclbrac,soulclbrub,soulclbruc,soulclbrja2,soulclbrjb,soulclbrjc,
$bio
Soul Calibur (c) 07/1998 Namco.
@@ -211061,7 +211061,7 @@ Sega Dreamcast (1999) : The new Weapon Master mode made it's debut in this versi
$end
$info=souledga,souledgb,souledgc,
$info=souledgea,souledgeua,souledgeja,
$bio
Soul Edge (c) 1995 Namco.
@@ -211188,7 +211188,7 @@ Sony PlayStation (1996)
$end
$info=souledge,
$info=souledge,souledgeuc,
$bio
Soul Edge Ver. II (c) 1996 Namco.
@@ -219296,7 +219296,7 @@ Sega Saturn (1997, "Sega Memorial Selection Vol.2")
$end
$info=starswep,
$info=starswep,starswepj,
$bio
Star Sweep (c) 07/1997 Axela.
@@ -243474,7 +243474,7 @@ Music composed by : Tomoaki Takanohashi
$end
$info=tekken,tekkena,tekkenb,tekkenc,
$info=tekken,tekkenac,tekkenb,tekkenjb,
$bio
Tekken (c) 12/1994 Namco.
@@ -243635,7 +243635,7 @@ Sony PlayStation 2 (2005, "NamCollection") : Japan release only.
$end
$info=tekken2,tekken2a,tekken2b,
$info=tekken2,tekken2b,tekken2ud,tekken2ub,tekken2jc,tekken2jb,tekken2a,tekken2ua,
$bio
Tekken 2 (c) 08/1995 Namco.
@@ -243867,7 +243867,7 @@ Sony PlayStation 2 (2005, "Tekken 5 Ultimate Collectors Edition")
$end
$info=tekken3,tekken3a,
$info=tekken3,tekken3je1,
$bio
Tekken 3 (c) 1996 Namco.
@@ -244067,7 +244067,7 @@ Sony PlayStation 2 (2005, "Tekken 5 Ultimate Collectors Edition")
$end
$info=tektagt,tektagta,
$info=tektagt,tektagtub,tektagtuc1,tektagtjc1,
$bio
Tekken Tag Tournament (c) 1999 Namco.
@@ -275757,7 +275757,7 @@ F.A.Q. by Kevin Butler A.K.A. War Doc
$end
$info=xevi3dg,
$info=xevi3dg,xevi3dga,xevi3dgj,
$bio
Xevious 3D/G (c) 04/1995 Namco.
@@ -278372,7 +278372,7 @@ This game is known in Japan as "Gekitsui Oh".
$end
$info=zeroteam,zeroteaa,zeroteab,
$info=zeroteam,zeroteama,zeroteamb,zeroteamc,zeroteamd,zeroteame,zeroteams,zeroteamsr,
$bio
Zero Team (c) 1993 Seibu Kaihatsu.
metadata/mame2003-plus.xml
+48402 -8125
View File
File diff suppressed because it is too large. Load diff
src/artwork.c
+124 -37
View File
@@ -377,6 +377,7 @@ struct artwork_piece
struct mame_bitmap * yrgbbitmap;
UINT32 * scanlinehint;
UINT8 blendflags;
const struct overlay_piece *overlay_data; /* a driver's overlay: drawn again on a resize */
/* derived/dynamic data */
int intersects_game;
@@ -408,6 +409,9 @@ static int gamescale;
static struct mame_bitmap *uioverlay;
static UINT32 *uioverlayhint;
static struct rectangle uibounds, last_uibounds;
static struct rectangle ui_changed_bounds;
static int ui_changed;
static int full_render_pending; /* after a resize: draw the whole game, not the vector dirty pixels */
static UINT32 *palette_lookup;
@@ -446,6 +450,7 @@ static void alpha_blend_intersecting_rect(struct mame_bitmap *dstbitmap, const s
static void add_intersecting_rect(struct mame_bitmap *dstbitmap, const struct rectangle *dstbounds, struct mame_bitmap *srcbitmap, const struct rectangle *srcbounds);
static void cmy_blend_intersecting_rect(struct mame_bitmap *dstbitmap, struct mame_bitmap *dstyrgbbitmap, const struct rectangle *dstbounds, struct mame_bitmap *srcbitmap, struct mame_bitmap *srcyrgbbitmap, const struct rectangle *srcbounds, UINT8 blendflags);
static int generate_overlay(const struct overlay_piece *list, int width, int height);
static int generate_overlay_bitmap(struct artwork_piece *piece, int width, int height);
static void add_range_to_hint(UINT32 *hintbase, int scanline, int startx, int endx);
@@ -596,7 +601,89 @@ static INLINE UINT32 blend_over(UINT32 game, UINT32 pre, UINT32 yrgb)
to osd_create_display
-------------------------------------------------*/
static int artwork_setup_display(struct osd_create_params *params, UINT32 *rgb_components);
int artwork_create_display(struct osd_create_params *params, UINT32 *rgb_components, const struct artwork_callbacks *callbacks)
{
/* reset UI */
uioverlay = NULL;
uioverlayhint = NULL;
palette_lookup = NULL;
/* first load the artwork; if none, quit now */
artwork_list = NULL;
if (!artwork_load(Machine->gamedrv, params->width, params->height, callbacks))
return 1;
if (!artwork_list && (!callbacks->activate_artwork || !callbacks->activate_artwork(params)))
return osd_create_display(params, rgb_components);
return artwork_setup_display(params, rgb_components);
}
/*-------------------------------------------------
artwork_resize_display - the game's display
changes size while it runs (the vector
resolution): the loaded artwork is kept, the
bitmaps that depend on the size are made again
-------------------------------------------------*/
int artwork_resize_display(struct osd_create_params *params, UINT32 *rgb_components)
{
struct artwork_piece *piece;
if (!artwork_list && !uioverlay)
{
osd_close_display();
return osd_create_display(params, rgb_components);
}
/* free what was made for the old size */
auto_bitmap_free(underlay);
auto_bitmap_free(overlay);
auto_bitmap_free(overlay_yrgb);
auto_bitmap_free(bezel);
auto_bitmap_free(final);
auto_bitmap_free(uioverlay);
auto_free_ptr(uioverlayhint);
underlay = overlay = overlay_yrgb = bezel = final = uioverlay = NULL;
uioverlayhint = NULL;
for (piece = artwork_list; piece; piece = piece->next)
{
auto_bitmap_free(piece->prebitmap);
auto_bitmap_free(piece->yrgbbitmap);
auto_free_ptr(piece->scanlinehint);
piece->prebitmap = piece->yrgbbitmap = NULL;
piece->scanlinehint = NULL;
/* a driver's overlay is drawn at the game's size: draw it again */
if (piece->overlay_data)
{
auto_bitmap_free(piece->rawbitmap);
piece->rawbitmap = NULL;
if (!generate_overlay_bitmap(piece, params->width, params->height))
return 1;
}
}
/* the UI areas were on the old size */
memset(&uibounds, 0, sizeof(uibounds));
memset(&last_uibounds, 0, sizeof(last_uibounds));
memset(&ui_changed_bounds, 0, sizeof(ui_changed_bounds));
ui_changed = 0;
full_render_pending = 1;
osd_close_display();
return artwork_setup_display(params, rgb_components);
}
/*-------------------------------------------------
artwork_setup_display - size the artwork
bitmaps for the display and create it
-------------------------------------------------*/
static int artwork_setup_display(struct osd_create_params *params, UINT32 *rgb_components)
{
int original_width = params->width;
int original_height = params->height;
@@ -605,17 +692,6 @@ int artwork_create_display(struct osd_create_params *params, UINT32 *rgb_compone
UINT32 rgb32_components[3];
struct artwork_piece *piece;
/* reset UI */
uioverlay = NULL;
uioverlayhint = NULL;
/* first load the artwork; if none, quit now */
artwork_list = NULL;
if (!artwork_load(Machine->gamedrv, original_width, original_height, callbacks))
return 1;
if (!artwork_list && (!callbacks->activate_artwork || !callbacks->activate_artwork(params)))
return osd_create_display(params, rgb_components);
/* determine the game bitmap scale factor */
gamescale = options.artwork_res;
if (gamescale < 1 || (params->video_attributes & VIDEO_TYPE_VECTOR))
@@ -798,8 +874,6 @@ void artwork_update_visible_area(struct mame_display *display)
void artwork_update_video_and_audio(struct mame_display *display)
{
static struct rectangle ui_changed_bounds;
static int ui_changed;
int artwork_changed = 0, ui_visible = 0;
/* do nothing if no artwork */
@@ -824,6 +898,13 @@ void artwork_update_video_and_audio(struct mame_display *display)
/* process the artwork and UI only if we're not frameskipping */
if (display->changed_flags & GAME_BITMAP_CHANGED)
{
if (full_render_pending)
{
display->changed_flags &= ~VECTOR_PIXELS_CHANGED;
display->vector_dirty_pixels = NULL;
full_render_pending = 0;
}
/* see if there's any UI to display this frame */
ui_visible = (uibounds.max_x != 0);
@@ -2295,10 +2376,10 @@ static int artwork_load(const struct GameDriver *driver, int width, int height,
/* A negative values will use the default opacity for the overlay. */
opacity = options.overlay_opacity;
if (opacity != 0 && list) {
if (opacity < 0) { // Default overlay opacity
if (opacity < 0) { /* Default overlay opacity */
if (!generate_overlay(list, width, height))
return 0;
} else { // Opacity is > 0
} else { /* Opacity is > 0 */
struct overlay_piece *newlist;
/* Count elements in list */
int count = 0;
@@ -2312,8 +2393,8 @@ static int artwork_load(const struct GameDriver *driver, int width, int height,
/* Modify opacity as set to user defined value */
tmp = newlist;
while (tmp->type != OVERLAY_TYPE_END) {
tmp->color = tmp->color & ~(0xff << 24); // Clear
tmp->color = tmp->color | (((opacity) & 0xff) << 24); // Set
tmp->color = tmp->color & ~(0xff << 24); /* Clear */
tmp->color = tmp->color | (((opacity) & 0xff) << 24); /* Set */
tmp++;
}
if (!generate_overlay(newlist, width, height))
@@ -3349,6 +3430,25 @@ static int generate_right_triangle_piece(struct artwork_piece *piece, const stru
the given pieces
-------------------------------------------------*/
static int generate_overlay_bitmap(struct artwork_piece *piece, int width, int height)
{
const struct overlay_piece *list = piece->overlay_data;
/* switch off the type */
switch (list->type & ~OVERLAY_FLAG_MASK)
{
case OVERLAY_TYPE_RECTANGLE:
return generate_rect_piece(piece, list, width, height);
case OVERLAY_TYPE_DISK:
return generate_disk_piece(piece, list, width, height);
case OVERLAY_TYPE_RIGHT_TRIANGLE:
return generate_right_triangle_piece(piece, list, width, height);
}
return 1;
}
static int generate_overlay(const struct overlay_piece *list, int width, int height)
{
struct artwork_piece *piece;
@@ -3367,25 +3467,11 @@ static int generate_overlay(const struct overlay_piece *list, int width, int hei
piece->layer = LAYER_OVERLAY;
piece->priority = priority++;
piece->blendflags = list->type & OVERLAY_FLAG_MASK;
piece->tag = list->tag; // Handle someone using a different tag, for example, cocktail mode
piece->tag = list->tag; /* Handle someone using a different tag, for example, cocktail mode */
piece->overlay_data = list;
/* switch off the type */
switch (list->type & ~OVERLAY_FLAG_MASK)
{
case OVERLAY_TYPE_RECTANGLE:
if (!generate_rect_piece(piece, list, width, height))
return 0;
break;
case OVERLAY_TYPE_DISK:
if (!generate_disk_piece(piece, list, width, height))
return 0;
break;
case OVERLAY_TYPE_RIGHT_TRIANGLE:
if (!generate_right_triangle_piece(piece, list, width, height))
return 0;
break;
}
if (!generate_overlay_bitmap(piece, width, height))
return 0;
/* next */
list++;
@@ -3582,8 +3668,9 @@ static int compute_rgb_components(int depth, UINT32 rgb_components[3], UINT32 rg
/* compute a transparent color; this is in the premultiplied space, so alpha is inverted */
transparent_color = ASSEMBLE_ARGB(0xff,0x00,0x00,0x00);
/* allocate a palette lookup */
palette_lookup = auto_malloc(65536 * sizeof(palette_lookup[0]));
/* allocate a palette lookup (once per game: a resize keeps it, as the depth and palette stay) */
if (!palette_lookup)
palette_lookup = auto_malloc(65536 * sizeof(palette_lookup[0]));
/* switch off the depth */
src/artwork.h
+2 -1
View File
@@ -148,7 +148,7 @@ struct artwork_callbacks
struct overlay_piece
{
char *tag; // Usually set to OVERLAY_TAG
char *tag; /* Usually set to OVERLAY_TAG */
UINT8 type;
rgb_t color;
float left, top, right, bottom;
@@ -163,6 +163,7 @@ struct overlay_piece
***************************************************************************/
int artwork_create_display(struct osd_create_params *params, UINT32 *rgb_components, const struct artwork_callbacks *callbacks);
int artwork_resize_display(struct osd_create_params *params, UINT32 *rgb_components);
void artwork_update_video_and_audio(struct mame_display *display);
void artwork_override_screenshot_params(struct mame_bitmap **bitmap, struct rectangle *rect, UINT32 *rgb_components);
src/bootstrap.c
+44 -30
View File
@@ -13077,7 +13077,7 @@ const struct bin2cFILE ddsoma_bootstrap = {
0, 0, 0, 0, 68, 38, 68, 50, 32, 65, 83, 73, 0, 11, 1, 0, 1, 1,
1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 3, 3, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0,150, 2, 1, 6, 0, 0, 0, 0, 68, 38,
68, 50, 32, 65, 83, 73, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
68, 50, 32, 65, 83, 73, 0, 0, 0, 4, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0,
}
@@ -39040,14 +39040,14 @@ const struct bin2cFILE nbamaxht_bootstrap = {
const struct bin2cFILE nslashers_bootstrap = {
128,
{
196, 2, 0, 3, 0, 0, 0, 0, 80, 1, 0, 0, 0, 0, 0, 0, 0, 0,
198, 2, 0, 3, 1, 0, 0, 0, 80, 1, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 48, 50, 88, 77,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 31, 4,251,224,196, 2, 0, 3, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 34, 4,251,221,198, 2, 0, 3, 1, 0, 0, 0,
80, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 48, 50, 88, 77, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 31, 4,
251,224,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 34, 4,
251,221,
}
};
@@ -43679,6 +43679,20 @@ const struct bin2cFILE qix_bootstrap = {
}
};
const struct bin2cFILE rabbit_bootstrap = {
128,
{
2, 52,255,255, 69,104,255,255,205,239,255,255,152,118,255,255, 0, 0,
255,255, 0, 0,255,255, 0, 0,255,255, 0, 8,255,255, 0, 0,255,255,
0, 0,255,255, 0, 0,255,255, 1, 0,255,255, 1, 3,255,255,255,255,
255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,
255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,
255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,
255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,255,
255,255,
}
};
/* used for revx */
const struct bin2cFILE revx_bootstrap = {
32768,
@@ -81551,8 +81565,8 @@ const struct bin2cFILE umk3_bootstrap = {
0, 0,255, 0,255, 0, 0, 0, 0, 0, 0, 0, 0, 0,255, 0,255, 0,
0, 0, 0, 0, 0, 0, 0, 0,255, 0,255, 0, 0, 0, 0, 0, 0, 0,
0, 0,255, 0,255, 0, 0, 0, 0, 0, 0, 0, 0, 0,255, 0,255, 0,
0, 0, 0, 0, 0, 0, 65, 0,255, 0,190, 0, 0, 0, 0, 0, 0, 0,
65, 0,255, 0,190, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 54, 0,255, 0,201, 0, 0, 0, 0, 0, 0, 0,
54, 0,255, 0,201, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0,255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
@@ -81739,20 +81753,20 @@ const struct bin2cFILE umk3_bootstrap = {
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 4, 0,
0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 3, 0, 0, 0, 0, 0,
0, 0, 3, 0, 0, 0, 0, 0, 0, 0,217, 0, 0, 0, 0, 0, 0, 0,
0, 0, 3, 0, 0, 0, 0, 0, 0, 0,220, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 30, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 4, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 4, 0, 0, 0, 0, 0,237, 0,176, 0, 0, 0, 0, 0,
237, 0,176, 0, 0, 0, 0, 0,237, 0,176, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 4, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0,250, 0, 18, 0, 82, 0, 69, 0, 86, 0, 73, 0, 83, 0, 73, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0,254, 0,230, 0, 82, 0, 69, 0, 86, 0, 73, 0, 83, 0, 73, 0,
79, 0, 78, 0, 32, 0, 49, 0, 46, 0, 50, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
@@ -84273,8 +84287,6 @@ const struct bin2cFILE umk3p_bootstrap = {
0, 0, 0, 0, 0, 0, 0, 0,255, 0,255, 0, 0, 0, 0, 0, 0, 0,
0, 0,255, 0,255, 0, 0, 0, 0, 0, 0, 0, 0, 0,255, 0,255, 0,
0, 0, 0, 0, 0, 0, 0, 0,255, 0,255, 0, 0, 0, 0, 0, 0, 0,
0, 0,255, 0,255, 0, 0, 0, 0, 0, 0, 0, 1, 0,255, 0,254, 0,
0, 0, 0, 0, 0, 0, 0, 0,255, 0,255, 0, 0, 0, 0, 0, 0, 0,
0, 0,255, 0,255, 0, 0, 0, 0, 0, 0, 0, 0, 0,255, 0,255, 0,
0, 0, 0, 0, 0, 0, 0, 0,255, 0,255, 0, 0, 0, 0, 0, 0, 0,
0, 0,255, 0,255, 0, 0, 0, 0, 0, 0, 0, 0, 0,255, 0,255, 0,
@@ -84288,8 +84300,10 @@ const struct bin2cFILE umk3p_bootstrap = {
0, 0,255, 0,255, 0, 0, 0, 0, 0, 0, 0, 0, 0,255, 0,255, 0,
0, 0, 0, 0, 0, 0, 0, 0,255, 0,255, 0, 0, 0, 0, 0, 0, 0,
0, 0,255, 0,255, 0, 0, 0, 0, 0, 0, 0, 0, 0,255, 0,255, 0,
0, 0, 0, 0, 0, 0,105, 0,255, 0,150, 0, 0, 0, 0, 0, 0, 0,
105, 0,255, 0,150, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 5, 0,255, 0,250, 0, 0, 0, 0, 0, 0, 0,
0, 0,255, 0,255, 0, 0, 0, 0, 0, 0, 0, 0, 0,255, 0,255, 0,
0, 0, 0, 0, 0, 0,160, 0,255, 0, 95, 0, 0, 0, 0, 0, 0, 0,
160, 0,255, 0, 95, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0,255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
@@ -84483,26 +84497,26 @@ const struct bin2cFILE umk3p_bootstrap = {
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 4, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 4, 0, 0, 0, 0, 0, 0, 0, 10, 0, 0, 0, 0, 0,
0, 0, 0, 0, 4, 0, 0, 0, 0, 0,237, 0,176, 0, 0, 0, 0, 0,
237, 0,176, 0, 0, 0, 0, 0,237, 0,176, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0,254, 0,218, 0, 32, 0, 77, 0, 79, 0, 82, 0, 84, 0, 65, 0,
76, 0, 75, 0, 79, 0, 77, 0, 66, 0, 65, 0, 84, 0, 80, 0, 76, 0,
85, 0, 83, 0, 46, 0, 67, 0, 79, 0, 77, 0, 32, 0, 66, 0, 69, 0,
84, 0, 65, 0, 32, 0, 49, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0,250, 0, 13, 0, 77, 0, 79, 0, 82, 0, 84, 0, 65, 0, 76, 0,
75, 0, 79, 0, 77, 0, 66, 0, 65, 0, 84, 0, 80, 0, 76, 0, 85, 0,
83, 0, 46, 0, 67, 0, 79, 0, 77, 0, 32, 0, 66, 0, 69, 0, 84, 0,
65, 0, 32, 0, 73, 0, 73, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
@@ -87025,8 +87039,8 @@ const struct bin2cFILE umk3r11_bootstrap = {
0, 0,255, 0,255, 0, 0, 0, 0, 0, 0, 0, 0, 0,255, 0,255, 0,
0, 0, 0, 0, 0, 0, 0, 0,255, 0,255, 0, 0, 0, 0, 0, 0, 0,
0, 0,255, 0,255, 0, 0, 0, 0, 0, 0, 0, 0, 0,255, 0,255, 0,
0, 0, 0, 0, 0, 0, 41, 0,255, 0,214, 0, 0, 0, 0, 0, 0, 0,
41, 0,255, 0,214, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 54, 0,255, 0,201, 0, 0, 0, 0, 0, 0, 0,
54, 0,255, 0,201, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0,255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
@@ -87213,20 +87227,20 @@ const struct bin2cFILE umk3r11_bootstrap = {
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 4, 0,
0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 3, 0, 0, 0, 0, 0,
0, 0, 3, 0, 0, 0, 0, 0, 0, 0,215, 0, 0, 0, 0, 0, 0, 0,
0, 0, 3, 0, 0, 0, 0, 0, 0, 0,218, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 30, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 4, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 4, 0, 0, 0, 0, 0,237, 0,176, 0, 0, 0, 0, 0,
237, 0,176, 0, 0, 0, 0, 0,237, 0,176, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 4, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0,250, 0, 20, 0, 82, 0, 69, 0, 86, 0, 73, 0, 83, 0, 73, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0,254, 0,232, 0, 82, 0, 69, 0, 86, 0, 73, 0, 83, 0, 73, 0,
79, 0, 78, 0, 32, 0, 49, 0, 46, 0, 49, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
src/bootstrap.h
+1
View File
@@ -59,6 +59,7 @@ extern const struct bin2cFILE nslashers_bootstrap;
extern const struct bin2cFILE offroadc_bootstrap;
extern const struct bin2cFILE openice_bootstrap;
extern const struct bin2cFILE qix_bootstrap;
extern const struct bin2cFILE rabbit_bootstrap;
extern const struct bin2cFILE revx_bootstrap;
extern const struct bin2cFILE rmpgwt11_bootstrap;
extern const struct bin2cFILE rmpgwt_bootstrap;
src/cheat.c
+55 -47
View File
@@ -385,6 +385,11 @@ is selected
#define OSD_READKEY_KLUDGE 1
#define NAME_MAX_LENGTH 255
#define DESC_MAX_LENGTH 255
#define STR_(X) #X
#define STR(X) STR_(X)
/**** Macros *****************************************************************/
/* easy bitfield extraction and setting */
@@ -1986,23 +1991,23 @@ static void RebuildStringTables(void)
(!menuStrings.subStrings && menuStrings.numStrings) ||
(!menuStrings.buf && storageNeeded))
{
logerror( "cheat: memory allocation error\n"
" length = %.8X\n"
" numStrings = %.8X\n"
" mainStringLength = %.8X\n"
" subStringLength = %.8X\n"
"%.8X %.8X %.8X %.8X %.8X %.8X\n",
menuStrings.length,
menuStrings.numStrings,
menuStrings.mainStringLength,
menuStrings.subStringLength,
(int)menuStrings.mainList,
(int)menuStrings.subList,
(int)menuStrings.flagList,
(int)menuStrings.mainStrings,
(int)menuStrings.subStrings,
(int)menuStrings.buf);
logerror(
"cheat: memory allocation error\n"
"length = %.8X\n"
"numStrings = %.8X\n"
"mainStringLength = %.8X\n"
"subStringLength = %.8X\n"
"%08lX %08lX %08lX %08lX %08lX %08lX\n",
menuStrings.length,
menuStrings.numStrings,
menuStrings.mainStringLength,
menuStrings.subStringLength,
(unsigned long)(FPTR)menuStrings.mainList,
(unsigned long)(FPTR)menuStrings.subList,
(unsigned long)(FPTR)menuStrings.flagList,
(unsigned long)(FPTR)menuStrings.mainStrings,
(unsigned long)(FPTR)menuStrings.subStrings,
(unsigned long)(FPTR)menuStrings.buf);
exit(1);
}
@@ -7080,7 +7085,7 @@ static void ResizeCheatListNoDispose(UINT32 newLength)
if(newLength > cheatListLength)
{
int i;
UINT32 i;
memset(&cheatList[cheatListLength], 0, (newLength - cheatListLength) * sizeof(CheatEntry));
@@ -7312,9 +7317,18 @@ static void ResizeWatchListNoDispose(UINT32 newLength)
if(newLength > watchListLength)
{
int i;
UINT32 i;
size_t count = newLength - watchListLength;
memset(&watchList[watchListLength], 0, (newLength - watchListLength) * sizeof(WatchInfo));
WatchInfo* newWatchList = realloc(watchList, newLength * sizeof(WatchInfo));
if (!newWatchList)
{
logerror("cheat: Failed to realloc watchList to size %u\n", newLength);
return; //we should probably bail if this happens
}
watchList = newWatchList;
memset(&watchList[watchListLength], 0, count * sizeof(WatchInfo));
for(i = watchListLength; i < newLength; i++)
{
@@ -7687,7 +7701,7 @@ static void RestoreRegionBackup(SearchRegion * region)
static UINT8 DefaultEnableRegion(SearchRegion * region, SearchInfo * info)
{
mem_write_handler handler = region->writeHandler->handler;
UINT32 handlerAddress = (UINT32)handler;
FPTR handlerAddress = (FPTR)handler;
switch(info->searchSpeed)
{
@@ -7705,21 +7719,15 @@ static UINT8 DefaultEnableRegion(SearchRegion * region, SearchInfo * info)
}
#endif
if( (handler == MWA_RAM) &&
(!region->writeHandler->base))
if( (handler == MWA_RAM) && (!region->writeHandler->base))
return 1;
{
extern struct GameDriver driver_neogeo;
/* for neogeo, search bank one*/
if( (Machine->gamedrv->clone_of == &driver_neogeo) &&
(info->targetType == kRegionType_CPU) &&
(info->targetIdx == 0) &&
(handler == MWA_BANK1))
/* for neogeo, search bank one*/
if( (options.content_flags[CONTENT_NEOGEO]) &&
(info->targetType == kRegionType_CPU) &&
(info->targetIdx == 0) &&
(handler == MWA_BANK1))
return 1;
}
#if HAS_TMS34010
@@ -7742,8 +7750,8 @@ static UINT8 DefaultEnableRegion(SearchRegion * region, SearchInfo * info)
return 0;
case kSearchSpeed_Medium:
if( (handlerAddress >= ((UINT32)MWA_BANK1)) &&
(handlerAddress <= ((UINT32)MWA_BANK24)))
if ((handlerAddress >= (FPTR)MWA_BANK1) &&
(handlerAddress <= (FPTR)MWA_BANK24))
return 1;
if(handler == MWA_RAM)
@@ -7784,21 +7792,21 @@ static void SetSearchRegionDefaultName(SearchRegion * region)
if(region->writeHandler)
{
mem_write_handler handler = region->writeHandler->handler;
UINT32 handlerAddress = (UINT32)handler;
FPTR handlerAddress = (FPTR)handler;
if( (handlerAddress >= ((UINT32)MWA_BANK1)) &&
(handlerAddress <= ((UINT32)MWA_BANK24)))
if ((handlerAddress >= (FPTR)MWA_BANK1) &&
(handlerAddress <= (FPTR)MWA_BANK24))
{
sprintf(desc, "BANK%.2d", (handlerAddress - ((UINT32)MWA_BANK1)) + 1);
sprintf(desc, "BANK%.2d", (int)((handlerAddress - (FPTR)MWA_BANK1) + 1));
}
else
{
switch(handlerAddress)
{
case (UINT32)MWA_NOP: strcpy(desc, "NOP "); break;
case (UINT32)MWA_RAM: strcpy(desc, "RAM "); break;
case (UINT32)MWA_ROM: strcpy(desc, "ROM "); break;
case (UINT32)MWA_RAMROM: strcpy(desc, "RAMROM"); break;
case (FPTR)MWA_NOP: strcpy(desc, "NOP "); break;
case (FPTR)MWA_RAM: strcpy(desc, "RAM "); break;
case (FPTR)MWA_ROM: strcpy(desc, "ROM "); break;
case (FPTR)MWA_RAMROM: strcpy(desc, "RAMROM"); break;
default: strcpy(desc, "CUSTOM"); break;
}
}
@@ -8302,8 +8310,8 @@ static void LoadCheatDatabase()
foundCheatDatabase = 1;
/* make the format strings*/
sprintf(formatString, ":%s:%s", Machine->gamedrv->name, "%x:%x:%x:%x:%[^:\n\r]:%[^:\n\r]");
sprintf(oldFormatString, "%s:%s", Machine->gamedrv->name, "%d:%x:%x:%d:%[^:\n\r]:%[^:\n\r]");
sprintf(formatString, ":%s:%s", Machine->gamedrv->name, "%x:%x:%x:%x:%" STR(NAME_MAX_LENGTH) "[^:\n\r]:%" STR(DESC_MAX_LENGTH) "[^:\n\r]");
sprintf(oldFormatString, "%s:%s", Machine->gamedrv->name, "%d:%x:%x:%d:%" STR(NAME_MAX_LENGTH) "[^:\n\r]:%" STR(DESC_MAX_LENGTH) "[^:\n\r]");
while(intfstream_gets(in_file, buf, 2048))
{
@@ -8311,8 +8319,8 @@ static void LoadCheatDatabase()
int address;
int data;
int extendData;
char name[256];
char description[256];
char name[NAME_MAX_LENGTH+1];
char description[DESC_MAX_LENGTH+1];
int argumentsMatched;
src/common.c
+205 -159
View File
@@ -13,41 +13,16 @@
#include <string/stdstring.h>
#include "libretro-deps/libFLAC/include/FLAC/all.h"
#include "log.h"
//#define LOG_LOAD
/*#define LOG_LOAD */
char *chd_error_text[] =
{
"CHDERR_NONE",
"CHDERR_NO_INTERFACE",
"CHDERR_OUT_OF_MEMORY",
"CHDERR_INVALID_FILE",
"CHDERR_INVALID_PARAMETER",
"CHDERR_INVALID_DATA",
"CHDERR_FILE_NOT_FOUND",
"CHDERR_REQUIRES_PARENT",
"CHDERR_FILE_NOT_WRITEABLE",
"CHDERR_READ_ERROR",
"CHDERR_WRITE_ERROR",
"CHDERR_CODEC_ERROR",
"CHDERR_INVALID_PARENT",
"CHDERR_HUNK_OUT_OF_RANGE",
"CHDERR_DECOMPRESSION_ERROR",
"CHDERR_COMPRESSION_ERROR",
"CHDERR_CANT_CREATE_FILE",
"CHDERR_CANT_VERIFY",
"CHDERR_NOT_SUPPORTED",
"CHDERR_METADATA_NOT_FOUND",
"CHDERR_INVALID_METADATA_SIZE",
"CHDERR_UNSUPPORTED_VERSION"
};
/***************************************************************************
Constants
***************************************************************************/
// VERY IMPORTANT: osd_alloc_bitmap must allocate also a "safety area" 16 pixels wide all
// around the bitmap. This is required because, for performance reasons, some graphic
// routines don't clip at boundaries of the bitmap.
/* VERY IMPORTANT: osd_alloc_bitmap must allocate also a "safety area" 16 pixels wide all */
/* around the bitmap. This is required because, for performance reasons, some graphic */
/* routines don't clip at boundaries of the bitmap. */
#define BITMAP_SAFETY 16
#define MAX_MALLOCS 4096
@@ -182,7 +157,7 @@ size_t generic_nvram_size;
data8_t *generic_nvram;
/* disks */
static struct chd_file *disk_handle[4];
static struct hard_disk_file *disk_handle[4];
/* system BIOS */
static int system_bios;
@@ -237,13 +212,13 @@ static struct GameSample *read_wav_sample(mame_file *f, const char *gamename, co
return NULL;
if (memcmp(&buf[0], "RIFF", 4) == 0)
f_type = 1; // WAV
f_type = 1; /* WAV */
else if (memcmp(&buf[0], "fLaC", 4) == 0)
f_type = 2; // FLAC
f_type = 2; /* FLAC */
else
return NULL; // No idea what file this is.
return NULL; /* No idea what file this is. */
// Load WAV file.
/* Load WAV file. */
if(f_type == 1) {
/* get the total size */
offset += mame_fread(f, &filesize, 4);
@@ -316,13 +291,13 @@ static struct GameSample *read_wav_sample(mame_file *f, const char *gamename, co
return NULL;
}
// For small samples, lets force them to pre load into memory.
/* For small samples, lets force them to pre load into memory. */
if(length <= GAME_SAMPLE_LARGE)
b_data = 1;
/* allocate the game sample */
if(b_data == 1)
result = auto_malloc(sizeof(struct GameSample) + length);
result = malloc(sizeof(struct GameSample) + length);
else
result = malloc(sizeof(struct GameSample));
@@ -339,18 +314,18 @@ static struct GameSample *read_wav_sample(mame_file *f, const char *gamename, co
result->resolution = bits;
if(b_data == 1) {
// read the data in
/* read the data in */
if (bits == 8)
{
mame_fread(f, result->data, length);
// convert 8-bit data to signed samples
/* convert 8-bit data to signed samples */
for (temp32 = 0; temp32 < length; temp32++)
result->data[temp32] ^= 0x80;
}
else
{
// 16-bit data is fine as-is
/* 16-bit data is fine as-is */
mame_fread_lsbfirst(f, result->data, length);
}
@@ -361,7 +336,7 @@ static struct GameSample *read_wav_sample(mame_file *f, const char *gamename, co
return result;
}
else if(f_type == 2) { // Load FLAC file.
else if(f_type == 2) { /* Load FLAC file. */
int f_length;
flac_reader flac_file;
FLAC__StreamDecoder *decoder;
@@ -370,7 +345,7 @@ static struct GameSample *read_wav_sample(mame_file *f, const char *gamename, co
f_length = mame_ftell(f);
mame_fseek(f, 0, 0);
// For small samples, lets force them to pre load into memory.
/* For small samples, lets force them to pre load into memory. */
if (f_length <= GAME_SAMPLE_LARGE)
b_data = 1;
@@ -378,10 +353,10 @@ static struct GameSample *read_wav_sample(mame_file *f, const char *gamename, co
flac_file.position = 0;
flac_file.decoded_size = 0;
// Allocate space for the data.
/* Allocate space for the data. */
flac_file.rawdata = malloc(f_length);
// Read the sample data in.
/* Read the sample data in. */
mame_fread(f, flac_file.rawdata, f_length);
decoder = FLAC__stream_decoder_new();
@@ -391,12 +366,12 @@ static struct GameSample *read_wav_sample(mame_file *f, const char *gamename, co
}
if(FLAC__stream_decoder_init_stream(decoder, my_read_callback,
NULL, //my_seek_callback, // or NULL
NULL, //my_tell_callback, // or NULL
NULL, //my_length_callback, // or NULL
NULL, //my_eof_callback, // or NULL
NULL, /*my_seek_callback, // or NULL */
NULL, /*my_tell_callback, // or NULL */
NULL, /*my_length_callback, // or NULL */
NULL, /*my_eof_callback, // or NULL */
my_write_callback,
my_metadata_callback, //my_metadata_callback, // or NULL
my_metadata_callback, /*my_metadata_callback, // or NULL */
my_error_callback,
(void*)&flac_file) != FLAC__STREAM_DECODER_INIT_STATUS_OK)
return NULL;
@@ -407,14 +382,14 @@ static struct GameSample *read_wav_sample(mame_file *f, const char *gamename, co
return NULL;
}
// only Mono supported
/* only Mono supported */
if (flac_file.channels != 1) {
free(flac_file.rawdata);
FLAC__stream_decoder_delete(decoder);
return NULL;
}
// only support 16 bit.
/* only support 16 bit. */
if (flac_file.bits_per_sample != 16) {
free(flac_file.rawdata);
FLAC__stream_decoder_delete(decoder);
@@ -422,7 +397,7 @@ static struct GameSample *read_wav_sample(mame_file *f, const char *gamename, co
}
if (b_data == 1)
result = auto_malloc(sizeof(struct GameSample) + (flac_file.total_samples * (flac_file.bits_per_sample / 8)));
result = malloc(sizeof(struct GameSample) + (flac_file.total_samples * (flac_file.bits_per_sample / 8)));
else
result = malloc(sizeof(struct GameSample));
@@ -436,7 +411,7 @@ static struct GameSample *read_wav_sample(mame_file *f, const char *gamename, co
flac_file.write_position = 0;
if (b_data == 1) {
flac_file.write_data = result->data;
flac_file.write_data = (INT16 *)result->data;
if (FLAC__stream_decoder_process_until_end_of_stream (decoder) != FLAC__STREAM_DECODER_READ_STATUS_END_OF_STREAM) {
free(flac_file.rawdata);
@@ -472,7 +447,7 @@ void readsample(struct GameSample *SampleInfo, int channel, struct GameSamples *
mame_file *f;
struct GameSample *SampleFile;
// Try opening the file.
/* Try opening the file. */
f = mame_fopen(SampleInfo->gamename,SampleInfo->filename,SampleInfo->filetype,0);
if (f != 0) {
@@ -483,10 +458,10 @@ void readsample(struct GameSample *SampleInfo, int channel, struct GameSamples *
strcpy(gamename, SampleInfo->gamename);
strcpy(filename, SampleInfo->filename);
// Free up some memory.
/* Free up some memory. */
free(SamplesData->sample[channel]);
// Reload or load a sample into memory.
/* Reload or load a sample into memory. */
SamplesData->sample[channel] = read_wav_sample(f, gamename, filename, filetype, load);
mame_fclose(f);
@@ -520,7 +495,7 @@ struct GameSamples *readsamples(const char **samplenames,const char *basename)
if (!i) return 0;
if ((samples = auto_malloc(sizeof(struct GameSamples) + (i-1)*sizeof(struct GameSample))) == 0)
if ((samples = malloc(sizeof(struct GameSamples) + (i-1)*sizeof(struct GameSample))) == 0)
return 0;
samples->total = i;
@@ -535,7 +510,7 @@ struct GameSamples *readsamples(const char **samplenames,const char *basename)
if (samplenames[i+skipfirst][0])
{
// Try opening FLAC samples first.
/* Try opening FLAC samples first. */
if ((f = mame_fopen(basename,samplenames[i+skipfirst],FILETYPE_SAMPLE_FLAC,0)) == 0)
{
if (skipfirst) {
@@ -543,7 +518,7 @@ struct GameSamples *readsamples(const char **samplenames,const char *basename)
f_skip = 1;
}
// Fall back to WAV if it exists.
/* Fall back to WAV if it exists. */
if (!f)
{
f_type = 1;
@@ -557,17 +532,17 @@ struct GameSamples *readsamples(const char **samplenames,const char *basename)
}
}
// Get sample info. Small sample files will pre load into memory at this point.
/* Get sample info. Small sample files will pre load into memory at this point. */
if (f != 0)
{
// Open FLAC.
/* Open FLAC. */
if(f_type == 0) {
if (f_skip == 1)
samples->sample[i] = read_wav_sample(f, samplenames[0]+1, samplenames[i+skipfirst], FILETYPE_SAMPLE_FLAC, 0);
else
samples->sample[i] = read_wav_sample(f, basename, samplenames[i+skipfirst], FILETYPE_SAMPLE_FLAC, 0);
}
else { // Open WAV.
else { /* Open WAV. */
if (f_skip == 1)
samples->sample[i] = read_wav_sample(f, samplenames[0]+1, samplenames[i+skipfirst], FILETYPE_SAMPLE, 0);
else
@@ -996,6 +971,47 @@ void auto_free(void)
}
/*-------------------------------------------------
auto_free_ptr - free one auto_malloc block
before its tag ends, and stop tracking it
(for the buffers that are reallocated while
a game runs, as the vector bitmap)
-------------------------------------------------*/
void auto_free_ptr(void *ptr)
{
int i;
if (!ptr)
return;
for (i = malloc_list_index - 1; i >= 0; i--)
if (malloc_list[i].ptr == ptr)
{
free(ptr);
memmove(&malloc_list[i], &malloc_list[i + 1], (malloc_list_index - i - 1) * sizeof(malloc_list[0]));
malloc_list_index--;
return;
}
}
/*-------------------------------------------------
auto_bitmap_free - free an auto_bitmap_alloc
bitmap before its tag ends
-------------------------------------------------*/
void auto_bitmap_free(struct mame_bitmap *bitmap)
{
if (!bitmap)
return;
/* the line array was allocated before the safety rows were skipped */
auto_free_ptr(bitmap->line - BITMAP_SAFETY);
auto_free_ptr(bitmap);
}
/*-------------------------------------------------
bitmap_alloc - allocate a bitmap at the
current screen depth
@@ -1051,7 +1067,7 @@ void end_resource_tracking(void)
***************************************************************************/
struct chd_file *get_disk_handle(int diskindex)
struct hard_disk_file *get_disk_handle(int diskindex)
{
return disk_handle[diskindex];
}
@@ -1136,7 +1152,7 @@ const struct RomModule *rom_first_chunk(const struct RomModule *romp)
const struct RomModule *rom_next_chunk(const struct RomModule *romp)
{
romp++;
return (ROMENTRY_ISCONTINUE(romp)) ? romp : NULL;
return (ROMENTRY_ISCONTINUE(romp) || ROMENTRY_ISIGNORE(romp)) ? romp : NULL;
}
@@ -1153,46 +1169,26 @@ const struct RomModule *rom_next_chunk(const struct RomModule *romp)
int determine_bios_rom(const struct SystemBios *bios)
{
const struct SystemBios *firstbios = bios;
/* set to default */
int bios_no = 0;
/* Not system_bios_0 and options.bios is set */
if(bios && (options.bios != NULL))
{
/* Allow '-bios n' to still be used */
/* no actually in mame2003 we don't use the old numerical bios index
we use the core option & option.bios string */
/*
while(!BIOSENTRY_ISEND(bios))
{
char bios_number[3];
if(!strcmp(bios_number, options.bios))
bios_no = bios->value;
bios++;
}
bios = firstbios;
*/
/* Test for bios short names */
while(!BIOSENTRY_ISEND(bios))
{
if(strcmp(bios->_name, options.bios) == 0)
{
log_cb(RETRO_LOG_INFO, LOGPRE "Using BIOS: %s\n", options.bios);
{
log_cb(RETRO_LOG_INFO, LOGPRE "Using BIOS: %s\n", options.bios);
bios_no = bios->value;
break;
}
break;
}
bios++;
}
if(string_is_empty(options.bios))
log_cb(RETRO_LOG_INFO, LOGPRE "No matching BIOS found. Using default system BIOS.");
if(string_is_empty(options.bios))
log_cb(RETRO_LOG_INFO, LOGPRE "No matching BIOS found. Using default system BIOS.");
}
return bios_no;
@@ -1231,7 +1227,7 @@ static int count_roms(const struct RomModule *romp)
static void fill_random(UINT8 *base, UINT32 length)
{
while (length--)
*base++ = rand();
*base++ = mame_rand_int();
}
@@ -1473,10 +1469,10 @@ static int open_rom_file(struct rom_load_data *romdata, const struct RomModule *
attempts any kind of load by checksum supported by the archives. */
romdata->file = NULL;
for (drv = Machine->gamedrv; !romdata->file && drv; drv = drv->clone_of)
{
if (drv->name && *drv->name)
romdata->file = mame_fopen_rom(drv->name, ROM_GETNAME(romp), ROM_GETHASHDATA(romp));
}
/* return the result */
return (romdata->file != NULL);
@@ -1559,7 +1555,7 @@ static int read_rom_data(struct rom_load_data *romdata, const struct RomModule *
return 0;
numbytes -= bytesleft;
log_cb(RETRO_LOG_DEBUG, LOGPRE " Copying to %08X\n", (int)base);
log_cb(RETRO_LOG_DEBUG, LOGPRE " Copying to %08lX\n", (FPTR)base);
/* unmasked cases */
if (datamask == 0xff)
@@ -1644,7 +1640,7 @@ static int fill_rom_data(struct rom_load_data *romdata, const struct RomModule *
}
/* fill the data (filling value is stored in place of the hashdata) */
memset(base, (UINT32)ROM_GETHASHDATA(romp) & 0xff, numbytes);
memset(base, (FPTR)ROM_GETHASHDATA(romp) & 0xff, numbytes);
return 1;
}
@@ -1658,7 +1654,7 @@ static int copy_rom_data(struct rom_load_data *romdata, const struct RomModule *
UINT8 *base = romdata->regionbase + ROM_GETOFFSET(romp);
int srcregion = ROM_GETFLAGS(romp) >> 24;
UINT32 numbytes = ROM_GETLENGTH(romp);
UINT32 srcoffs = (UINT32)ROM_GETHASHDATA(romp); /* srcoffset in place of hashdata */
UINT32 srcoffs = (UINT32)(FPTR)ROM_GETHASHDATA(romp);
UINT8 *srcbase;
/* make sure we copy within the region space */
@@ -1704,6 +1700,7 @@ static int copy_rom_data(struct rom_load_data *romdata, const struct RomModule *
static int process_rom_entries(struct rom_load_data *romdata, const struct RomModule *romp)
{
UINT32 lastflags = 0;
const struct RomModule *fallback_romp = romp;
/* loop until we hit the end of this region */
while (!ROMENTRY_ISREGIONEND(romp))
@@ -1714,6 +1711,9 @@ static int process_rom_entries(struct rom_load_data *romdata, const struct RomMo
log_cb(RETRO_LOG_ERROR, LOGPRE "Error in RomModule definition: ROM_CONTINUE not preceded by ROM_LOAD\n");
goto fatalerror;
}
/* if this is an ignore entry, it's invalid */
if (ROMENTRY_ISIGNORE(romp))
fatalerror("Error in RomModule definition: ROM_IGNORE not preceded by ROM_LOAD\n");
/* if this is a reload entry, it's invalid */
if (ROMENTRY_ISRELOAD(romp))
@@ -1747,7 +1747,16 @@ static int process_rom_entries(struct rom_load_data *romdata, const struct RomMo
/* open the file */
log_cb(RETRO_LOG_INFO, LOGPRE "Opening ROM file: %s\n", ROM_GETNAME(romp));
if (!open_rom_file(romdata, romp))
handle_missing_file(romdata, romp);
{
if (ROM_GETBIOSFLAGS(romp) == (system_bios+1))
{
log_cb(RETRO_LOG_WARN, LOGPRE "%s NOT FOUND! Attempt fallback to default bios.\n", ROM_GETNAME(romp));
if (!open_rom_file(romdata, &fallback_romp[0])) /* try default bios instead */
handle_missing_file(romdata, romp);
}
else
handle_missing_file(romdata, romp);
}
/* loop until we run out of reloads */
do
@@ -1767,17 +1776,20 @@ static int process_rom_entries(struct rom_load_data *romdata, const struct RomMo
explength += ROM_GETLENGTH(&modified_romp);
/* attempt to read using the modified entry */
if (!ROMENTRY_ISIGNORE(&modified_romp))
{
readresult = read_rom_data(romdata, &modified_romp);
if (readresult == -1)
goto fatalerror;
}
while (ROMENTRY_ISCONTINUE(romp));
}
while (ROMENTRY_ISCONTINUE(romp) || ROMENTRY_ISIGNORE(romp));
/* if this was the first use of this file, verify the length and CRC */
if (baserom)
{
log_cb(RETRO_LOG_DEBUG, LOGPRE "Verifying length (%X) and checksums\n", explength);
verify_length_and_hash(romdata, ROM_GETNAME(baserom), explength, ROM_GETHASHDATA(baserom));
verify_length_and_hash(romdata, ROM_GETNAME(baserom), explength, ROM_GETHASHDATA(baserom));
log_cb(RETRO_LOG_DEBUG, LOGPRE "Length and checksum verify finished\n");
}
@@ -1828,11 +1840,14 @@ static int process_disk_entries(struct rom_load_data *romdata, const struct RomM
/* handle files */
if (ROMENTRY_ISFILE(romp))
{
struct chd_file *source, *diff = NULL;
struct chd_header header;
const struct GameDriver *drv;
struct hard_disk_file *disk;
mame_file *source = NULL, *diff = NULL;
UINT8 *legacydata = NULL;
UINT32 legacysize = 0;
char filename[1024], *c;
char acthash[HASH_BUF_SIZE];
int err;
char datahash[HASH_BUF_SIZE], imagehash[HASH_BUF_SIZE];
const char *error;
/* make the filename of the source */
strcpy(filename, ROM_GETNAME(romp));
@@ -1842,83 +1857,114 @@ static int process_disk_entries(struct rom_load_data *romdata, const struct RomM
else
strcat(filename, ".chd");
/* first open the source drive */
/* look for it in the ROM path, up the chain through the parents */
log_cb(RETRO_LOG_INFO, LOGPRE "Opening disk image: %s\n", filename);
source = chd_open(filename, 0, NULL);
for (drv = Machine->gamedrv; drv != NULL && source == NULL; drv = drv->clone_of)
source = mame_fopen(drv->name, filename, FILETYPE_IMAGE, 0);
if (!source)
{
if (chd_get_last_error() == CHDERR_UNSUPPORTED_VERSION)
log_cb(RETRO_LOG_ERROR, LOGPRE "%-12s UNSUPPORTED CHD VERSION\n", filename);
else
log_cb(RETRO_LOG_ERROR, LOGPRE "%-12s NOT FOUND\n", filename);
log_cb(RETRO_LOG_ERROR, LOGPRE "%-12s NOT FOUND\n", filename);
romdata->errors++;
romp++;
continue;
}
/* get the header and extract the MD5/SHA1 */
header = *chd_get_header(source);
hash_data_clear(acthash);
hash_data_insert_binary_checksum(acthash, HASH_MD5, header.md5);
hash_data_insert_binary_checksum(acthash, HASH_SHA1, header.sha1);
/* verify the MD5 */
if (!hash_data_is_equal(ROM_GETHASHDATA(romp), acthash, 0))
{
log_cb(RETRO_LOG_ERROR, LOGPRE "%-12s WRONG CHECKSUMS:\n", filename);
dump_wrong_and_correct_checksums(romdata, ROM_GETHASHDATA(romp), acthash);
romdata->warnings++;
}
/* if not read-only, make the diff file */
/* if not read-only, open or create the differencing file */
if (!DISK_ISREADONLY(romp))
{
/* make the filename of the diff */
strcpy(filename, ROM_GETNAME(romp));
c = strrchr(filename, '.');
char diffname[1024];
strcpy(diffname, ROM_GETNAME(romp));
c = strrchr(diffname, '.');
if (c)
strcpy(c, ".dif");
else
strcat(filename, ".dif");
strcat(diffname, ".dif");
log_cb(RETRO_LOG_INFO, LOGPRE "Opening differencing image: %s\n", diffname);
diff = mame_fopen(NULL, diffname, FILETYPE_IMAGE_DIFF, 1);
/* one made by older versions of the core (a CHD v3): keep its */
/* contents to import them, and the file itself as <name>.dif.old */
if (diff)
{
UINT8 tag[8];
UINT64 size = mame_fsize(diff);
mame_fseek(diff, 0, SEEK_SET);
if (size >= sizeof(tag) && size < 0x80000000 &&
mame_fread(diff, tag, sizeof(tag)) == sizeof(tag) && memcmp(tag, "MComprHD", 8) == 0)
{
char oldname[1024 + 4];
legacydata = malloc((size_t)size);
if (legacydata)
{
mame_fseek(diff, 0, SEEK_SET);
if (mame_fread(diff, legacydata, (UINT32)size) == size)
legacysize = (UINT32)size;
else
{
free(legacydata);
legacydata = NULL;
}
}
mame_fclose(diff);
/* keep the file even if it could not be read, so nothing is lost */
sprintf(oldname, "%s.old", diffname);
if (osd_rename(FILETYPE_IMAGE_DIFF, diffname, oldname))
log_cb(RETRO_LOG_INFO, LOGPRE "Old-format differencing image kept as %s\n", oldname);
else
log_cb(RETRO_LOG_WARN, LOGPRE "Old-format differencing image could not be kept as %s\n", oldname);
diff = mame_fopen(NULL, diffname, FILETYPE_IMAGE_DIFF, 1);
}
mame_fseek(diff, 0, SEEK_SET);
}
/* try to open the diff */
log_cb(RETRO_LOG_INFO, LOGPRE "Opening differencing image: %s\n", filename);
diff = chd_open(filename, 1, source);
if (!diff)
{
/* didn't work; try creating it instead */
log_cb(RETRO_LOG_INFO, LOGPRE "Creating differencing image: %s\n", filename);
err = chd_create(filename, 0, 0, CHDCOMPRESSION_NONE, source);
if (err != CHDERR_NONE)
{
if (chd_get_last_error() == CHDERR_UNSUPPORTED_VERSION)
log_cb(RETRO_LOG_ERROR, LOGPRE "%-12s UNSUPPORTED CHD VERSION\n", filename);
else
log_cb(RETRO_LOG_ERROR, LOGPRE "%-12s: CAN'T CREATE DIFF FILE Error code %s\n", filename, chd_error_text[err]);
romdata->errors++;
romp++;
continue;
}
/* open the newly-created diff file */
log_cb(RETRO_LOG_INFO, LOGPRE "Opening new differencing image: %s\n", filename);
diff = chd_open(filename, 1, source);
if (!diff)
{
if (chd_get_last_error() == CHDERR_UNSUPPORTED_VERSION)
log_cb(RETRO_LOG_ERROR, LOGPRE "%-12s UNSUPPORTED CHD VERSION\n", filename);
else
log_cb(RETRO_LOG_ERROR, LOGPRE "%-12s: CAN'T OPEN DIFF FILE Error code %s\n", filename, chd_error_text[err]);
romdata->errors++;
romp++;
continue;
}
log_cb(RETRO_LOG_ERROR, LOGPRE "%-12s: CAN'T OPEN OR CREATE DIFF FILE\n", diffname);
free(legacydata);
mame_fclose(source);
romdata->errors++;
romp++;
continue;
}
}
/* open the disk */
disk = hard_disk_open(source, diff, &error);
if (!disk)
{
log_cb(RETRO_LOG_ERROR, LOGPRE "%-12s: CAN'T OPEN DISK IMAGE (%s)\n", filename, error);
free(legacydata);
romdata->errors++;
romp++;
continue;
}
/* bring over what the game wrote with older versions of the core */
if (legacydata)
{
hard_disk_import_legacy_diff(disk, legacydata, legacysize);
free(legacydata);
}
/* verify the checksums: older sets list those of the data (the same for */
/* every CHD version of a dump), current MAME the one of a v5 image */
hard_disk_get_hashes(disk, datahash, imagehash);
if (!hash_data_is_equal(ROM_GETHASHDATA(romp), datahash, 0) &&
!hash_data_is_equal(ROM_GETHASHDATA(romp), imagehash, 0))
{
log_cb(RETRO_LOG_ERROR, LOGPRE "%-12s WRONG CHECKSUMS:\n", filename);
dump_wrong_and_correct_checksums(romdata, ROM_GETHASHDATA(romp), datahash);
romdata->warnings++;
}
/* we're okay, set the handle */
log_cb(RETRO_LOG_DEBUG, LOGPRE "Assigning to handle %d\n", DISK_GETINDEX(romp));
disk_handle[DISK_GETINDEX(romp)] = DISK_ISREADONLY(romp) ? source : diff;
disk_handle[DISK_GETINDEX(romp)] = disk;
romp++;
}
}
@@ -1980,7 +2026,7 @@ int rom_load(const struct RomModule *romp)
/* remember the base and length */
romdata.regionlength = memory_region_length(regiontype);
romdata.regionbase = memory_region(regiontype);
log_cb(RETRO_LOG_DEBUG, LOGPRE "Allocated %X bytes @ %08X\n", romdata.regionlength, (int)romdata.regionbase);
log_cb(RETRO_LOG_DEBUG, LOGPRE "Allocated %X bytes @ %08lX\n", romdata.regionlength, (FPTR)romdata.regionbase);
/* clear the region if it's requested */
if (ROMREGION_ISERASE(region))
src/common.h
+33 -5
View File
@@ -40,6 +40,12 @@ struct mame_bitmap
void (*plot_box)(struct mame_bitmap *bitmap,int x,int y,int width,int height,pen_t pen);
};
#define BITMAP_ADDR(bitmap, type, y, x) \
((type *)(bitmap)->base + (y) * (bitmap)->rowpixels + (x))
#define BITMAP_ADDR8(bitmap, y, x) BITMAP_ADDR(bitmap, UINT8, y, x)
#define BITMAP_ADDR16(bitmap, y, x) BITMAP_ADDR(bitmap, UINT16, y, x)
#define BITMAP_ADDR32(bitmap, y, x) BITMAP_ADDR(bitmap, UINT32, y, x)
struct RomModule
{
@@ -97,7 +103,7 @@ struct GameSamples
struct GameSample *sample[1]; /* extendable */
};
#define GAME_SAMPLE_LARGE 10000000 // 10MB
#define GAME_SAMPLE_LARGE 10000000 /* 10MB */
/***************************************************************************
@@ -165,7 +171,8 @@ enum
#define ROMENTRYTYPE_CONTINUE 4 /* this entry continues loading the previous ROM */
#define ROMENTRYTYPE_FILL 5 /* this entry fills an area with a constant value */
#define ROMENTRYTYPE_COPY 6 /* this entry copies data from another region/offset */
#define ROMENTRYTYPE_COUNT 7
#define ROMENTRYTYPE_IGNORE 7 /* this entry continues loading the previous ROM but throws the data away */
#define ROMENTRYTYPE_COUNT 8
#define ROMENTRY_REGION ((const char *)ROMENTRYTYPE_REGION)
#define ROMENTRY_END ((const char *)ROMENTRYTYPE_END)
@@ -173,9 +180,10 @@ enum
#define ROMENTRY_CONTINUE ((const char *)ROMENTRYTYPE_CONTINUE)
#define ROMENTRY_FILL ((const char *)ROMENTRYTYPE_FILL)
#define ROMENTRY_COPY ((const char *)ROMENTRYTYPE_COPY)
#define ROMENTRY_IGNORE ((const char *)ROMENTRYTYPE_IGNORE)
/* ----- per-entry macros ----- */
#define ROMENTRY_GETTYPE(r) ((FPTR)(r)->_name)
#define ROMENTRY_GETTYPE(r) ((FPTR)(r)->_name)
#define ROMENTRY_ISSPECIAL(r) (ROMENTRY_GETTYPE(r) < ROMENTRYTYPE_COUNT)
#define ROMENTRY_ISFILE(r) (!ROMENTRY_ISSPECIAL(r))
#define ROMENTRY_ISREGION(r) ((r)->_name == ROMENTRY_REGION)
@@ -184,6 +192,7 @@ enum
#define ROMENTRY_ISCONTINUE(r) ((r)->_name == ROMENTRY_CONTINUE)
#define ROMENTRY_ISFILL(r) ((r)->_name == ROMENTRY_FILL)
#define ROMENTRY_ISCOPY(r) ((r)->_name == ROMENTRY_COPY)
#define ROMENTRY_ISIGNORE(r) ((r)->_name == ROMENTRY_IGNORE)
#define ROMENTRY_ISREGIONEND(r) (ROMENTRY_ISREGION(r) || ROMENTRY_ISEND(r))
@@ -228,7 +237,7 @@ enum
#define ROMREGION_DATATYPEDISK 0x00010000
/* ----- per-region macros ----- */
#define ROMREGION_GETTYPE(r) ((UINT32)(r)->_hashdata)
#define ROMREGION_GETTYPE(r) ((FPTR)(r)->_hashdata)
#define ROMREGION_GETLENGTH(r) ((r)->_length)
#define ROMREGION_GETFLAGS(r) ((r)->_flags)
#define ROMREGION_GETWIDTH(r) (8 << (ROMREGION_GETFLAGS(r) & ROMREGION_WIDTHMASK))
@@ -336,6 +345,7 @@ enum
#define ROM_RELOAD(offset,length) ROMX_LOAD(ROMENTRY_RELOAD, offset, length, 0, ROM_INHERITFLAGS)
#define ROM_FILL(offset,length,value) ROM_LOAD(ROMENTRY_FILL, offset, length, (const char*)value)
#define ROM_COPY(rgn,srcoffset,offset,length) ROMX_LOAD(ROMENTRY_COPY, offset, length, (const char*)srcoffset, (rgn) << 24)
#define ROM_IGNORE(length) ROMX_LOAD(ROMENTRY_IGNORE, 0, length, 0, ROM_INHERITFLAGS)
/* ----- nibble loading macros ----- */
#define ROM_LOAD_NIB_HIGH(name,offset,length,hash) ROMX_LOAD(name, offset, length, hash, ROM_NIBBLE | ROM_SHIFT_NIBBLE_HI)
@@ -352,6 +362,12 @@ enum
#define ROM_LOAD32_WORD_SWAP(name,offset,length,hash)ROMX_LOAD(name, offset, length, hash, ROM_GROUPWORD | ROM_REVERSE | ROM_SKIP(2))
#define ROM_LOAD32_DWORD(name,offset,length,hash) ROMX_LOAD(name, offset, length, hash, ROM_GROUPDWORD)
/* ----- new-style 64-bit loading macros ----- */
#define ROM_LOAD64_BYTE(name,offset,length,hash) ROMX_LOAD(name, offset, length, hash, ROM_SKIP(7))
#define ROM_LOAD64_WORD(name,offset,length,hash) ROMX_LOAD(name, offset, length, hash, ROM_GROUPWORD | ROM_SKIP(6))
#define ROM_LOAD64_WORD_SWAP(name,offset,length,hash) ROMX_LOAD(name, offset, length, hash, ROM_GROUPWORD | ROM_REVERSE | ROM_SKIP(6))
#define ROM_LOAD64_DWORD_SWAP(name,offset,length,hash) ROMX_LOAD(name, offset, length, hash, ROM_GROUPDWORD | ROM_REVERSE | ROM_SKIP(4))
/* ----- disk loading macros ----- */
#define DISK_REGION(type) ROM_REGION(1, type, ROMREGION_DATATYPEDISK)
#define DISK_IMAGE(name,idx,hash) ROMMD5_LOAD(name, idx, 0, hash, DISK_READWRITE)
@@ -436,12 +452,16 @@ static INLINE int get_resource_tag(void)
/* automatically-freeing memory */
void *auto_malloc(size_t size);
/* free one auto_malloc block (or auto bitmap) before its tag ends */
void auto_free_ptr(void *ptr);
void auto_bitmap_free(struct mame_bitmap *bitmap);
char *auto_strdup(const char *str);
struct mame_bitmap *auto_bitmap_alloc(int width,int height);
struct mame_bitmap *auto_bitmap_alloc_depth(int width,int height,int depth);
/* disk handling */
struct chd_file *get_disk_handle(int diskindex);
struct hard_disk_file *get_disk_handle(int diskindex);
/* ROM processing */
int rom_load(const struct RomModule *romp);
@@ -552,6 +572,14 @@ void printromlist(const struct RomModule *romp,const char *name);
(BIT(val, B1) << 1) | \
(BIT(val, B0) << 0))
/* Standard MIN/MAX macros */
#ifndef MIN
#define MIN(x,y) ((x) < (y) ? (x) : (y))
#endif
#ifndef MAX
#define MAX(x,y) ((x) > (y) ? (x) : (y))
#endif
#ifdef __cplusplus
}
src/controls.c
+54 -21
View File
@@ -10508,11 +10508,12 @@ const char *mk_get_ctrl_name(int type)
{
switch(type)
{
case IPT_BUTTON1: return BTN1 "High Punch";
case IPT_BUTTON2: return BTN2 "Block";
case IPT_BUTTON3: return BTN3 "High Kick";
case IPT_BUTTON4: return BTN4 "Low Punch";
case IPT_BUTTON5: return BTN5 "Low Kick";
case IPT_BUTTON1: return BTN1 "Low Punch";
case IPT_BUTTON2: return BTN2 "Low Kick";
case IPT_BUTTON3: return BTN3 "High Punch";
case IPT_BUTTON4: return BTN4 "High Kick";
case IPT_BUTTON5: return BTN5 "Block";
case IPT_BUTTON6: return BTN6 "Block 2";
case IPT_JOYSTICK_UP: return "Jump";
case IPT_JOYSTICK_DOWN: return "Duck";
case IPT_JOYSTICK_LEFT: return "Move Left";
@@ -10535,11 +10536,11 @@ const char *mk3_get_ctrl_name(int type)
{
switch(type)
{
case IPT_BUTTON1: return BTN1 "High Punch";
case IPT_BUTTON2: return BTN2 "Block";
case IPT_BUTTON3: return BTN3 "High Kick";
case IPT_BUTTON4: return BTN4 "Low Punch";
case IPT_BUTTON5: return BTN5 "Low Kick";
case IPT_BUTTON1: return BTN1 "Low Punch";
case IPT_BUTTON2: return BTN2 "Low Kick";
case IPT_BUTTON3: return BTN3 "High Punch";
case IPT_BUTTON4: return BTN4 "High Kick";
case IPT_BUTTON5: return BTN5 "Block";
case IPT_BUTTON6: return BTN6 "Run";
case IPT_JOYSTICK_UP: return "Jump";
case IPT_JOYSTICK_DOWN: return "Duck";
@@ -10563,11 +10564,11 @@ const char *mk4_get_ctrl_name(int type)
{
switch(type)
{
case IPT_BUTTON1: return BTN1 "High Punch";
case IPT_BUTTON2: return BTN2 "Block";
case IPT_BUTTON3: return BTN3 "High Kick";
case IPT_BUTTON4: return BTN4 "Low Punch";
case IPT_BUTTON5: return BTN5 "Low Kick";
case IPT_BUTTON1: return BTN1 "Low Punch";
case IPT_BUTTON2: return BTN2 "Low Kick";
case IPT_BUTTON3: return BTN3 "High Punch";
case IPT_BUTTON4: return BTN4 "High Kick";
case IPT_BUTTON5: return BTN5 "Block";
case IPT_BUTTON6: return BTN6 "Run";
case IPT_JOYSTICK_UP: return "Jump";
case IPT_JOYSTICK_DOWN: return "Duck";
@@ -10591,11 +10592,12 @@ const char *mk2_get_ctrl_name(int type)
{
switch(type)
{
case IPT_BUTTON1: return BTN1 "High Punch";
case IPT_BUTTON2: return BTN2 "Block";
case IPT_BUTTON3: return BTN3 "High Kick";
case IPT_BUTTON4: return BTN4 "Low Punch";
case IPT_BUTTON5: return BTN5 "Low Kick";
case IPT_BUTTON1: return BTN1 "Low Punch";
case IPT_BUTTON2: return BTN2 "Low Kick";
case IPT_BUTTON3: return BTN3 "High Punch";
case IPT_BUTTON4: return BTN4 "High Kick";
case IPT_BUTTON5: return BTN5 "Block";
case IPT_BUTTON6: return BTN6 "Block 2";
case IPT_JOYSTICK_UP: return "Jump";
case IPT_JOYSTICK_DOWN: return "Duck";
case IPT_JOYSTICK_LEFT: return "Move Left";
@@ -11781,7 +11783,7 @@ const struct ControlInfo polepos2_ctrl =
false, /* 45_degree_rotation for joystick(s) */
false, /* alternating_controls */
false, /* mirrored_controls */
"Button1 is actually spacbar by default in this game to avoid conflicts with the pedals. The high / low shifter is emulated in mame by a single button toggle. The upright cab only uses the gas pedal while the cockpit uses both. This is a dipswitch setting that you can alter if you wish to better suit your layout.", /* control_details */
"Button 1 is actually the spacebar by default to avoid conflicts with the pedals. The high / low shifter is emulated in mame by a single button toggle. The upright cab only uses the gas pedal while the cockpit uses both. This is a dipswitch setting that you can alter if you wish to better suit your layout.", /* control_details */
&polepos2_get_ctrl_name
};
@@ -14697,6 +14699,37 @@ const char *sf_get_ctrl_name(int type)
return "";
}
const struct ControlInfo sfrush_ctrl =
{
false, /* 45_degree_rotation for joystick(s) */
false, /* alternating_controls */
false, /* mirrored_controls */
"Wheel, accelerator and brake on player 1 (the shifter stays in the last gear chosen). Clutch, music and the four track buttons are on player 2.", /* control_details */
&sfrush_get_ctrl_name
};
const char *sfrush_get_ctrl_name(int type)
{
switch(type)
{
case IPT_BUTTON1: return BTN1 "1st Gear / Music";
case IPT_BUTTON2: return BTN2 "2nd Gear / Track 1";
case IPT_BUTTON3: return BTN3 "3rd Gear / Track 2";
case IPT_BUTTON4: return BTN4 "4th Gear / Track 3";
case IPT_BUTTON5: return BTN5 "Track 4";
case IPT_BUTTON7: return BTN7 "View 1";
case IPT_BUTTON8: return BTN8 "View 2";
case IPT_BUTTON9: return "B9: View 3";
case IPT_BUTTON10: return "B10: Reverse";
case IPT_PEDAL: return "Accelerator / Clutch";
case IPT_PEDAL2: return "Brake";
case IPT_PADDLE: return "Steer Left";
case (IPT_PADDLE + IPT_EXTENSION): return "Steer Right";
} /* end of switch */
return "";
}
const struct ControlInfo sfa2_ctrl =
{
false, /* 45_degree_rotation for joystick(s) */
src/controls.h
+4 -1
View File
@@ -2440,6 +2440,9 @@ const char *stratgyx_get_ctrl_name(int type);
extern const struct ControlInfo sf_ctrl;
const char *sf_get_ctrl_name(int type);
extern const struct ControlInfo sfrush_ctrl;
const char *sfrush_get_ctrl_name(int type);
extern const struct ControlInfo sfa2_ctrl;
const char *sfa2_get_ctrl_name(int type);
@@ -3226,4 +3229,4 @@ const char *zwackery_get_ctrl_name(int type);
extern const struct ControlInfo zzyzzyxx_ctrl;
const char *zzyzzyxx_get_ctrl_name(int type);
#endif /* CONTROLS_H */
#endif /* CONTROLS_H */
src/cpu/adsp2100/2100ops.c
+789 -45
View File
@@ -368,6 +368,27 @@ static void wr_px(INT32 val) { adsp2100.px = val; }
static void wr_ifc(INT32 val)
{
adsp2100.ifc = val;
#if (HAS_ADSP2181)
if (chip_type == CHIP_TYPE_ADSP2181)
{
if (val & 0x0002) adsp2100.irq_latch[ADSP2181_IRQ0] = 0;
if (val & 0x0004) adsp2100.irq_latch[ADSP2181_IRQ1] = 0;
if (val & 0x0008) adsp2100.irq_latch[ADSP2181_BDMA] = 0;
if (val & 0x0010) adsp2100.irq_latch[ADSP2181_IRQE] = 0;
if (val & 0x0020) adsp2100.irq_latch[ADSP2181_SPORT0_RX] = 0;
if (val & 0x0040) adsp2100.irq_latch[ADSP2181_SPORT0_TX] = 0;
if (val & 0x0080) adsp2100.irq_latch[ADSP2181_IRQ2] = 0;
if (val & 0x0200) adsp2100.irq_latch[ADSP2181_IRQ0] = 1;
if (val & 0x0400) adsp2100.irq_latch[ADSP2181_IRQ1] = 1;
if (val & 0x0800) adsp2100.irq_latch[ADSP2181_BDMA] = 1;
if (val & 0x1000) adsp2100.irq_latch[ADSP2181_IRQE] = 1;
if (val & 0x2000) adsp2100.irq_latch[ADSP2181_SPORT0_RX] = 1;
if (val & 0x4000) adsp2100.irq_latch[ADSP2181_SPORT0_TX] = 1;
if (val & 0x8000) adsp2100.irq_latch[ADSP2181_IRQ2] = 1;
check_irqs();
return;
}
#endif
if (val & 0x002) adsp2100.irq_latch[ADSP2101_IRQ0] = 0;
if (val & 0x004) adsp2100.irq_latch[ADSP2101_IRQ1] = 0;
if (val & 0x008) adsp2100.irq_latch[ADSP2101_SPORT0_RX] = 0;
@@ -384,6 +405,25 @@ static void wr_tx0(INT32 val) { if (sport_tx_callback) (*sport_tx_callback)(0, v
static void wr_tx1(INT32 val) { if (sport_tx_callback) (*sport_tx_callback)(1, val); }
static void wr_owrctr(INT32 val) { adsp2100.cntr = val & 0x3fff; }
static void wr_topstack(INT32 val) { pc_stack_push_val(val & 0x3fff); }
/* ADSP-2181: the memory overlay registers (group 1, 14 and 15) */
static void wr_pmovlay(INT32 val)
{
#if (HAS_ADSP2181)
if (chip_type == CHIP_TYPE_ADSP2181)
adsp2100.pmovlay = val & 0x3fff;
#endif
}
static void wr_dmovlay(INT32 val)
{
#if (HAS_ADSP2181)
if (chip_type == CHIP_TYPE_ADSP2181)
{
adsp2100.dmovlay = val & 0x3fff;
if (dmovlay_callback)
(*dmovlay_callback)(adsp2100.dmovlay);
}
#endif
}
#define WRITE_REG(grp,reg,val) ((*wr_reg[grp][reg])(val))
@@ -395,7 +435,7 @@ static void (*wr_reg[4][16])(INT32) =
},
{
wr_i0, wr_i1, wr_i2, wr_i3, wr_m0, wr_m1, wr_m2, wr_m3,
wr_l0, wr_l1, wr_l2, wr_l3, wr_inval, wr_inval, wr_inval, wr_inval
wr_l0, wr_l1, wr_l2, wr_l3, wr_inval, wr_inval, wr_pmovlay, wr_dmovlay
},
{
wr_i4, wr_i5, wr_i6, wr_i7, wr_m4, wr_m5, wr_m6, wr_m7,
@@ -469,6 +509,13 @@ static INT32 rd_px(void) { return adsp2100.px; }
static INT32 rd_rx0(void) { if (sport_rx_callback) return (*sport_rx_callback)(0); else return 0; }
static INT32 rd_rx1(void) { if (sport_rx_callback) return (*sport_rx_callback)(1); else return 0; }
static INT32 rd_stacktop(void) { return pc_stack_pop_val(); }
#if (HAS_ADSP2181)
static INT32 rd_pmovlay(void) { return (chip_type == CHIP_TYPE_ADSP2181) ? adsp2100.pmovlay : 0; }
static INT32 rd_dmovlay(void) { return (chip_type == CHIP_TYPE_ADSP2181) ? adsp2100.dmovlay : 0; }
#else
#define rd_pmovlay rd_inval
#define rd_dmovlay rd_inval
#endif
#define READ_REG(grp,reg) ((*rd_reg[grp][reg])())
@@ -480,7 +527,7 @@ static INT32 (*rd_reg[4][16])(void) =
},
{
rd_i0, rd_i1, rd_i2, rd_i3, rd_m0, rd_m1, rd_m2, rd_m3,
rd_l0, rd_l1, rd_l2, rd_l3, rd_inval, rd_inval, rd_inval, rd_inval
rd_l0, rd_l1, rd_l2, rd_l3, rd_inval, rd_inval, rd_pmovlay, rd_dmovlay
},
{
rd_i4, rd_i5, rd_i6, rd_i7, rd_m4, rd_m5, rd_m6, rd_m7,
@@ -498,16 +545,23 @@ static INT32 (*rd_reg[4][16])(void) =
Modulus addressing logic
===========================================================================*/
static INLINE void modify_address(UINT32 ireg, UINT32 mreg)
/* index register 'i' plus 'm', kept in its circular buffer; 'wrap14' (a
constant, set only in the ADSP-2181 interpreter loop) first keeps the
sum to 14 bits, as in current MAME: an index that steps below 0 wraps
to the top of memory instead of going out of the address space */
static INLINE ADSP_ALWAYS_INLINE UINT32 dag_step(UINT32 i, INT32 m, UINT32 base, UINT32 l, int wrap14)
{
UINT32 base = adsp2100.base[ireg];
UINT32 i = adsp2100.i[ireg];
UINT32 l = adsp2100.l[ireg];
i += adsp2100.m[mreg];
i += m;
if (wrap14)
i &= 0x3fff;
if (i < base) i += l;
else if (i >= base + l) i -= l;
adsp2100.i[ireg] = i;
return i;
}
static INLINE ADSP_ALWAYS_INLINE void modify_address(UINT32 ireg, UINT32 mreg, int wrap14)
{
adsp2100.i[ireg] = dag_step(adsp2100.i[ireg], adsp2100.m[mreg], adsp2100.base[ireg], adsp2100.l[ireg], wrap14);
}
@@ -516,7 +570,7 @@ static INLINE void modify_address(UINT32 ireg, UINT32 mreg)
Data memory accessors
===========================================================================*/
static INLINE void data_write_dag1(UINT32 op, INT32 val)
static INLINE ADSP_ALWAYS_INLINE void data_write_dag1_f(UINT32 op, INT32 val, int fast)
{
UINT32 ireg = (op >> 2) & 3;
UINT32 mreg = op & 3;
@@ -527,19 +581,16 @@ static INLINE void data_write_dag1(UINT32 op, INT32 val)
if ( adsp2100.mstat & MSTAT_REVERSE )
{
UINT32 ir = reverse_table[ i & 0x3fff ];
WWORD_DATA(ir, val);
WWORD_DATA_F(ir, val, fast);
}
else
WWORD_DATA(i, val);
WWORD_DATA_F(i, val, fast);
i += adsp2100.m[mreg];
if (i < base) i += l;
else if (i >= base + l) i -= l;
adsp2100.i[ireg] = i;
adsp2100.i[ireg] = dag_step(i, adsp2100.m[mreg], base, l, fast & 2);
}
static INLINE UINT32 data_read_dag1(UINT32 op)
static INLINE ADSP_ALWAYS_INLINE UINT32 data_read_dag1_f(UINT32 op, int fast)
{
UINT32 ireg = (op >> 2) & 3;
UINT32 mreg = op & 3;
@@ -551,20 +602,17 @@ static INLINE UINT32 data_read_dag1(UINT32 op)
if (adsp2100.mstat & MSTAT_REVERSE)
{
UINT32 ir = reverse_table[i & 0x3fff];
res = RWORD_DATA(ir);
res = RWORD_DATA_F(ir, fast);
}
else
res = RWORD_DATA(i);
res = RWORD_DATA_F(i, fast);
i += adsp2100.m[mreg];
if (i < base) i += l;
else if (i >= base + l) i -= l;
adsp2100.i[ireg] = i;
adsp2100.i[ireg] = dag_step(i, adsp2100.m[mreg], base, l, fast & 2);
return res;
}
static INLINE void data_write_dag2(UINT32 op, INT32 val)
static INLINE ADSP_ALWAYS_INLINE void data_write_dag2_f(UINT32 op, INT32 val, int fast)
{
UINT32 ireg = 4 + ((op >> 2) & 3);
UINT32 mreg = 4 + (op & 3);
@@ -572,16 +620,13 @@ static INLINE void data_write_dag2(UINT32 op, INT32 val)
UINT32 i = adsp2100.i[ireg];
UINT32 l = adsp2100.l[ireg];
WWORD_DATA(i, val);
WWORD_DATA_F(i, val, fast);
i += adsp2100.m[mreg];
if (i < base) i += l;
else if (i >= base + l) i -= l;
adsp2100.i[ireg] = i;
adsp2100.i[ireg] = dag_step(i, adsp2100.m[mreg], base, l, fast & 2);
}
static INLINE UINT32 data_read_dag2(UINT32 op)
static INLINE ADSP_ALWAYS_INLINE UINT32 data_read_dag2_f(UINT32 op, int fast)
{
UINT32 ireg = 4 + ((op >> 2) & 3);
UINT32 mreg = 4 + (op & 3);
@@ -589,21 +634,25 @@ static INLINE UINT32 data_read_dag2(UINT32 op)
UINT32 i = adsp2100.i[ireg];
UINT32 l = adsp2100.l[ireg];
UINT32 res = RWORD_DATA(i);
UINT32 res = RWORD_DATA_F(i, fast);
i += adsp2100.m[mreg];
if (i < base) i += l;
else if (i >= base + l) i -= l;
adsp2100.i[ireg] = i;
adsp2100.i[ireg] = dag_step(i, adsp2100.m[mreg], base, l, fast & 2);
return res;
}
/* the interpreter's accessors; 'fast': bit 0 for the recompiler (direct
pointers), bit 1 for the ADSP-2181 (14-bit index wrap) */
#define data_write_dag1(op, val) data_write_dag1_f(op, val, 0)
#define data_read_dag1(op) data_read_dag1_f(op, 0)
#define data_write_dag2(op, val) data_write_dag2_f(op, val, 0)
#define data_read_dag2(op) data_read_dag2_f(op, 0)
/*===========================================================================
Program memory accessors
===========================================================================*/
static INLINE void pgm_write_dag2(UINT32 op, INT32 val)
static INLINE ADSP_ALWAYS_INLINE void pgm_write_dag2(UINT32 op, INT32 val, int wrap14)
{
UINT32 ireg = 4 + ((op >> 2) & 3);
UINT32 mreg = 4 + (op & 3);
@@ -613,14 +662,11 @@ static INLINE void pgm_write_dag2(UINT32 op, INT32 val)
WWORD_PGM(i, (val << 8) | adsp2100.px);
i += adsp2100.m[mreg];
if (i < base) i += l;
else if (i >= base + l) i -= l;
adsp2100.i[ireg] = i;
adsp2100.i[ireg] = dag_step(i, adsp2100.m[mreg], base, l, wrap14);
}
static INLINE UINT32 pgm_read_dag2(UINT32 op)
static INLINE ADSP_ALWAYS_INLINE UINT32 pgm_read_dag2(UINT32 op, int wrap14)
{
UINT32 ireg = 4 + ((op >> 2) & 3);
UINT32 mreg = 4 + (op & 3);
@@ -633,10 +679,7 @@ static INLINE UINT32 pgm_read_dag2(UINT32 op)
adsp2100.px = res;
res >>= 8;
i += adsp2100.m[mreg];
if (i < base) i += l;
else if (i >= base + l) i -= l;
adsp2100.i[ireg] = i;
adsp2100.i[ireg] = dag_step(i, adsp2100.m[mreg], base, l, wrap14);
return res;
}
@@ -1326,6 +1369,707 @@ void mac_op_mf(int op)
#if (HAS_ADSP2181)
/*===========================================================================
ADSP-2181 only: ALU with a constant as Y, ALU with no result (NONE =),
MAC with X as both operands (X * X); the operations above, with
the other operand
===========================================================================*/
static const INT32 alu_constants[32] =
{
0x0001, 0xfffe, 0x0002, 0xfffd, 0x0004, 0xfffb, 0x0008, 0xfff7,
0x0010, 0xffef, 0x0020, 0xffdf, 0x0040, 0xffbf, 0x0080, 0xff7f,
0x0100, 0xfeff, 0x0200, 0xfdff, 0x0400, 0xfbff, 0x0800, 0xf7ff,
0x1000, 0xefff, 0x2000, 0xdfff, 0x4000, 0xbfff, 0x8000, 0x7fff
};
static void alu_op_ar_const(int op)
{
INT32 xop = (op >> 8) & 7;
INT32 yop = alu_constants[((op >> 5) & 7) | (((op >> 11) & 3) << 3)];
INT32 res;
/*switch ((op >> 13) & 15)*/
switch (op & (15<<13)) /*JB*/
{
case 0x00<<13:
/* Y Clear when y = 0 */
res = yop;
CALC_NZ(res);
break;
case 0x01<<13:
/* Y + 1 PASS 1 when y = 0 */
res = yop + 1;
CALC_NZ(res);
if (yop == 0x7fff) SET_V;
else if (yop == 0xffff) SET_C;
break;
case 0x02<<13:
/* X + Y + C */
xop = ALU_GETXREG_UNSIGNED(xop);
yop += GET_C >> 3;
res = xop + yop;
CALC_NZVC(xop, yop, res);
break;
case 0x03<<13:
/* X + Y X when y = 0 */
xop = ALU_GETXREG_UNSIGNED(xop);
res = xop + yop;
CALC_NZVC(xop, yop, res);
break;
case 0x04<<13:
/* NOT Y */
res = yop ^ 0xffff;
CALC_NZ(res);
break;
case 0x05<<13:
/* -Y */
res = -yop;
CALC_NZ(res);
if (yop == 0x8000) SET_V;
if (yop == 0x0000) SET_C;
break;
case 0x06<<13:
/* X - Y + C - 1 X + C - 1 when y = 0 */
xop = ALU_GETXREG_UNSIGNED(xop);
res = xop - yop + (GET_C >> 3) - 1;
CALC_NZVC_SUB(xop, yop, res);
break;
case 0x07<<13:
/* X - Y */
xop = ALU_GETXREG_UNSIGNED(xop);
res = xop - yop;
CALC_NZVC_SUB(xop, yop, res);
break;
case 0x08<<13:
/* Y - 1 PASS -1 when y = 0 */
res = yop - 1;
CALC_NZ(res);
if (yop == 0x8000) SET_V;
else if (yop == 0x0000) SET_C;
break;
case 0x09<<13:
/* Y - X -X when y = 0 */
xop = ALU_GETXREG_UNSIGNED(xop);
res = yop - xop;
CALC_NZVC_SUB(yop, xop, res);
break;
case 0x0a<<13:
/* Y - X + C - 1 -X + C - 1 when y = 0 */
xop = ALU_GETXREG_UNSIGNED(xop);
res = yop - xop + (GET_C >> 3) - 1;
CALC_NZVC_SUB(yop, xop, res);
break;
case 0x0b<<13:
/* NOT X */
res = ALU_GETXREG_UNSIGNED(xop) ^ 0xffff;
CALC_NZ(res);
break;
case 0x0c<<13:
/* X AND Y */
xop = ALU_GETXREG_UNSIGNED(xop);
res = xop & yop;
CALC_NZ(res);
break;
case 0x0d<<13:
/* X OR Y */
xop = ALU_GETXREG_UNSIGNED(xop);
res = xop | yop;
CALC_NZ(res);
break;
case 0x0e<<13:
/* X XOR Y */
xop = ALU_GETXREG_UNSIGNED(xop);
res = xop ^ yop;
CALC_NZ(res);
break;
case 0x0f<<13:
/* ABS X */
xop = ALU_GETXREG_UNSIGNED(xop);
res = (xop & 0x8000) ? -xop : xop;
if (xop == 0) SET_Z;
if (xop == 0x8000) SET_N, SET_V;
CLR_S;
if (xop & 0x8000) SET_S;
break;
default:
res = 0; /* just to keep the compiler happy */
break;
}
/* saturate */
if ((adsp2100.mstat & MSTAT_SATURATE) && GET_V) res = GET_C ? -32768 : 32767;
/* set the final value */
adsp2100.core.ar.u = res;
}
static void alu_op_af_const(int op)
{
INT32 xop = (op >> 8) & 7;
INT32 yop = alu_constants[((op >> 5) & 7) | (((op >> 11) & 3) << 3)];
INT32 res;
/* switch ((op >> 13) & 15)*/
switch (op & (15<<13)) /*JB*/
{
case 0x00<<13:
/* Y Clear when y = 0 */
res = yop;
CALC_NZ(res);
break;
case 0x01<<13:
/* Y + 1 PASS 1 when y = 0 */
res = yop + 1;
CALC_NZ(res);
if (yop == 0x7fff) SET_V;
else if (yop == 0xffff) SET_C;
break;
case 0x02<<13:
/* X + Y + C */
xop = ALU_GETXREG_UNSIGNED(xop);
yop += GET_C >> 3;
res = xop + yop;
CALC_NZVC(xop, yop, res);
break;
case 0x03<<13:
/* X + Y X when y = 0 */
xop = ALU_GETXREG_UNSIGNED(xop);
res = xop + yop;
CALC_NZVC(xop, yop, res);
break;
case 0x04<<13:
/* NOT Y */
res = yop ^ 0xffff;
CALC_NZ(res);
break;
case 0x05<<13:
/* -Y */
res = -yop;
CALC_NZ(res);
if (yop == 0x8000) SET_V;
if (yop == 0x0000) SET_C;
break;
case 0x06<<13:
/* X - Y + C - 1 X + C - 1 when y = 0 */
xop = ALU_GETXREG_UNSIGNED(xop);
res = xop - yop + (GET_C >> 3) - 1;
CALC_NZVC_SUB(xop, yop, res);
break;
case 0x07<<13:
/* X - Y */
xop = ALU_GETXREG_UNSIGNED(xop);
res = xop - yop;
CALC_NZVC_SUB(xop, yop, res);
break;
case 0x08<<13:
/* Y - 1 PASS -1 when y = 0 */
res = yop - 1;
CALC_NZ(res);
if (yop == 0x8000) SET_V;
else if (yop == 0x0000) SET_C;
break;
case 0x09<<13:
/* Y - X -X when y = 0 */
xop = ALU_GETXREG_UNSIGNED(xop);
res = yop - xop;
CALC_NZVC_SUB(yop, xop, res);
break;
case 0x0a<<13:
/* Y - X + C - 1 -X + C - 1 when y = 0 */
xop = ALU_GETXREG_UNSIGNED(xop);
res = yop - xop + (GET_C >> 3) - 1;
CALC_NZVC_SUB(yop, xop, res);
break;
case 0x0b<<13:
/* NOT X */
res = ALU_GETXREG_UNSIGNED(xop) ^ 0xffff;
CALC_NZ(res);
break;
case 0x0c<<13:
/* X AND Y */
xop = ALU_GETXREG_UNSIGNED(xop);
res = xop & yop;
CALC_NZ(res);
break;
case 0x0d<<13:
/* X OR Y */
xop = ALU_GETXREG_UNSIGNED(xop);
res = xop | yop;
CALC_NZ(res);
break;
case 0x0e<<13:
/* X XOR Y */
xop = ALU_GETXREG_UNSIGNED(xop);
res = xop ^ yop;
CALC_NZ(res);
break;
case 0x0f<<13:
/* ABS X */
xop = ALU_GETXREG_UNSIGNED(xop);
res = (xop & 0x8000) ? -xop : xop;
if (xop == 0) SET_Z;
if (xop == 0x8000) SET_N, SET_V;
CLR_S;
if (xop & 0x8000) SET_S;
break;
default:
res = 0; /* just to keep the compiler happy */
break;
}
/* set the final value */
adsp2100.core.af.u = res;
}
static void alu_op_none(int op)
{
INT32 xop = (op >> 8) & 7;
INT32 yop = (op >> 11) & 3;
INT32 res;
/*switch ((op >> 13) & 15)*/
switch (op & (15<<13)) /*JB*/
{
case 0x00<<13:
/* Y Clear when y = 0 */
res = ALU_GETYREG_UNSIGNED(yop);
CALC_NZ(res);
break;
case 0x01<<13:
/* Y + 1 PASS 1 when y = 0 */
yop = ALU_GETYREG_UNSIGNED(yop);
res = yop + 1;
CALC_NZ(res);
if (yop == 0x7fff) SET_V;
else if (yop == 0xffff) SET_C;
break;
case 0x02<<13:
/* X + Y + C */
xop = ALU_GETXREG_UNSIGNED(xop);
yop = ALU_GETYREG_UNSIGNED(yop);
yop += GET_C >> 3;
res = xop + yop;
CALC_NZVC(xop, yop, res);
break;
case 0x03<<13:
/* X + Y X when y = 0 */
xop = ALU_GETXREG_UNSIGNED(xop);
yop = ALU_GETYREG_UNSIGNED(yop);
res = xop + yop;
CALC_NZVC(xop, yop, res);
break;
case 0x04<<13:
/* NOT Y */
res = ALU_GETYREG_UNSIGNED(yop) ^ 0xffff;
CALC_NZ(res);
break;
case 0x05<<13:
/* -Y */
yop = ALU_GETYREG_UNSIGNED(yop);
res = -yop;
CALC_NZ(res);
if (yop == 0x8000) SET_V;
if (yop == 0x0000) SET_C;
break;
case 0x06<<13:
/* X - Y + C - 1 X + C - 1 when y = 0 */
xop = ALU_GETXREG_UNSIGNED(xop);
yop = ALU_GETYREG_UNSIGNED(yop);
res = xop - yop + (GET_C >> 3) - 1;
CALC_NZVC_SUB(xop, yop, res);
break;
case 0x07<<13:
/* X - Y */
xop = ALU_GETXREG_UNSIGNED(xop);
yop = ALU_GETYREG_UNSIGNED(yop);
res = xop - yop;
CALC_NZVC_SUB(xop, yop, res);
break;
case 0x08<<13:
/* Y - 1 PASS -1 when y = 0 */
yop = ALU_GETYREG_UNSIGNED(yop);
res = yop - 1;
CALC_NZ(res);
if (yop == 0x8000) SET_V;
else if (yop == 0x0000) SET_C;
break;
case 0x09<<13:
/* Y - X -X when y = 0 */
xop = ALU_GETXREG_UNSIGNED(xop);
yop = ALU_GETYREG_UNSIGNED(yop);
res = yop - xop;
CALC_NZVC_SUB(yop, xop, res);
break;
case 0x0a<<13:
/* Y - X + C - 1 -X + C - 1 when y = 0 */
xop = ALU_GETXREG_UNSIGNED(xop);
yop = ALU_GETYREG_UNSIGNED(yop);
res = yop - xop + (GET_C >> 3) - 1;
CALC_NZVC_SUB(yop, xop, res);
break;
case 0x0b<<13:
/* NOT X */
res = ALU_GETXREG_UNSIGNED(xop) ^ 0xffff;
CALC_NZ(res);
break;
case 0x0c<<13:
/* X AND Y */
xop = ALU_GETXREG_UNSIGNED(xop);
yop = ALU_GETYREG_UNSIGNED(yop);
res = xop & yop;
CALC_NZ(res);
break;
case 0x0d<<13:
/* X OR Y */
xop = ALU_GETXREG_UNSIGNED(xop);
yop = ALU_GETYREG_UNSIGNED(yop);
res = xop | yop;
CALC_NZ(res);
break;
case 0x0e<<13:
/* X XOR Y */
xop = ALU_GETXREG_UNSIGNED(xop);
yop = ALU_GETYREG_UNSIGNED(yop);
res = xop ^ yop;
CALC_NZ(res);
break;
case 0x0f<<13:
/* ABS X */
xop = ALU_GETXREG_UNSIGNED(xop);
res = (xop & 0x8000) ? -xop : xop;
if (xop == 0) SET_Z;
if (xop == 0x8000) SET_N, SET_V;
CLR_S;
if (xop & 0x8000) SET_S;
break;
default:
res = 0; /* just to keep the compiler happy */
break;
}
/* no result: only the flags */
(void)res;
}
static void mac_op_mr_xop(int op)
{
INT8 shift = ((adsp2100.mstat & MSTAT_INTEGER) >> 4) ^ 1;
INT32 xop = (op >> 8) & 7;
INT32 yop;
INT32 temp;
INT64 res;
/* switch ((op >> 13) & 15)*/
switch (op & (15<<13)) /*JB*/
{
case 0x00<<13:
/* no-op */
return;
case 0x01<<13:
/* X * Y (RND) */
xop = MAC_GETXREG_SIGNED(xop);
yop = xop;
temp = (xop * yop) << shift;
res = (INT64)temp;
#ifdef ADSP_TWEAK
if ((res & 0xffff) == 0x8000) res &= ~((UINT64)0x10000);
else res += (res & 0x8000) << 1;
#else
temp &= 0xffff;
res += 0x8000;
if ( temp == 0x8000 )
res &= ~((UINT64)0x10000);
#endif
break;
case 0x02<<13:
/* MR + X * Y (RND) */
xop = MAC_GETXREG_SIGNED(xop);
yop = xop;
temp = (xop * yop) << shift;
res = adsp2100.core.mr.mr + (INT64)temp;
#ifdef ADSP_TWEAK
if ((res & 0xffff) == 0x8000) res &= ~((UINT64)0x10000);
else res += (res & 0x8000) << 1;
#else
temp &= 0xffff;
res += 0x8000;
if ( temp == 0x8000 )
res &= ~((UINT64)0x10000);
#endif
break;
case 0x03<<13:
/* MR - X * Y (RND) */
xop = MAC_GETXREG_SIGNED(xop);
yop = xop;
temp = (xop * yop) << shift;
res = adsp2100.core.mr.mr - (INT64)temp;
#ifdef ADSP_TWEAK
if ((res & 0xffff) == 0x8000) res &= ~((UINT64)0x10000);
else res += (res & 0x8000) << 1;
#else
temp &= 0xffff;
res += 0x8000;
if ( temp == 0x8000 )
res &= ~((UINT64)0x10000);
#endif
break;
case 0x04<<13:
/* X * Y (SS) Clear when y = 0 */
xop = MAC_GETXREG_SIGNED(xop);
yop = xop;
temp = (xop * yop) << shift;
res = (INT64)temp;
break;
case 0x05<<13:
/* X * Y (SU) */
xop = MAC_GETXREG_SIGNED(xop);
yop = xop;
temp = (xop * yop) << shift;
res = (INT64)temp;
break;
case 0x06<<13:
/* X * Y (US) */
xop = MAC_GETXREG_UNSIGNED(xop);
yop = xop;
temp = (xop * yop) << shift;
res = (INT64)temp;
break;
case 0x07<<13:
/* X * Y (UU) */
xop = MAC_GETXREG_UNSIGNED(xop);
yop = xop;
temp = (xop * yop) << shift;
res = (INT64)temp;
break;
case 0x08<<13:
/* MR + X * Y (SS) */
xop = MAC_GETXREG_SIGNED(xop);
yop = xop;
temp = (xop * yop) << shift;
res = adsp2100.core.mr.mr + (INT64)temp;
break;
case 0x09<<13:
/* MR + X * Y (SU) */
xop = MAC_GETXREG_SIGNED(xop);
yop = xop;
temp = (xop * yop) << shift;
res = adsp2100.core.mr.mr + (INT64)temp;
break;
case 0x0a<<13:
/* MR + X * Y (US) */
xop = MAC_GETXREG_UNSIGNED(xop);
yop = xop;
temp = (xop * yop) << shift;
res = adsp2100.core.mr.mr + (INT64)temp;
break;
case 0x0b<<13:
/* MR + X * Y (UU) */
xop = MAC_GETXREG_UNSIGNED(xop);
yop = xop;
temp = (xop * yop) << shift;
res = adsp2100.core.mr.mr + (INT64)temp;
break;
case 0x0c<<13:
/* MR - X * Y (SS) */
xop = MAC_GETXREG_SIGNED(xop);
yop = xop;
temp = (xop * yop) << shift;
res = adsp2100.core.mr.mr - (INT64)temp;
break;
case 0x0d<<13:
/* MR - X * Y (SU) */
xop = MAC_GETXREG_SIGNED(xop);
yop = xop;
temp = (xop * yop) << shift;
res = adsp2100.core.mr.mr - (INT64)temp;
break;
case 0x0e<<13:
/* MR - X * Y (US) */
xop = MAC_GETXREG_UNSIGNED(xop);
yop = xop;
temp = (xop * yop) << shift;
res = adsp2100.core.mr.mr - (INT64)temp;
break;
case 0x0f<<13:
/* MR - X * Y (UU) */
xop = MAC_GETXREG_UNSIGNED(xop);
yop = xop;
temp = (xop * yop) << shift;
res = adsp2100.core.mr.mr - (INT64)temp;
break;
default:
res = 0; /* just to keep the compiler happy */
break;
}
/* set the final value */
temp = (res >> 31) & 0x1ff;
CLR_MV;
if (temp != 0x000 && temp != 0x1ff) SET_MV;
adsp2100.core.mr.mr = res;
}
static void mac_op_mf_xop(int op)
{
INT8 shift = ((adsp2100.mstat & MSTAT_INTEGER) >> 4) ^ 1;
INT32 xop = (op >> 8) & 7;
INT32 yop;
INT32 temp;
INT64 res;
/* switch ((op >> 13) & 15)*/
switch (op & (15<<13)) /*JB*/
{
case 0x00<<13:
/* no-op */
return;
case 0x01<<13:
/* X * Y (RND) */
xop = MAC_GETXREG_SIGNED(xop);
yop = xop;
temp = (xop * yop) << shift;
res = (INT64)temp;
#ifdef ADSP_TWEAK
if ((res & 0xffff) == 0x8000) res &= ~((UINT64)0x10000);
else res += (res & 0x8000) << 1;
#else
temp &= 0xffff;
res += 0x8000;
if ( temp == 0x8000 )
res &= ~((UINT64)0x10000);
#endif
break;
case 0x02<<13:
/* MR + X * Y (RND) */
xop = MAC_GETXREG_SIGNED(xop);
yop = xop;
temp = (xop * yop) << shift;
res = adsp2100.core.mr.mr + (INT64)temp;
#ifdef ADSP_TWEAK
if ((res & 0xffff) == 0x8000) res &= ~((UINT64)0x10000);
else res += (res & 0x8000) << 1;
#else
temp &= 0xffff;
res += 0x8000;
if ( temp == 0x8000 )
res &= ~((UINT64)0x10000);
#endif
break;
case 0x03<<13:
/* MR - X * Y (RND) */
xop = MAC_GETXREG_SIGNED(xop);
yop = xop;
temp = (xop * yop) << shift;
res = adsp2100.core.mr.mr - (INT64)temp;
#ifdef ADSP_TWEAK
if ((res & 0xffff) == 0x8000) res &= ~((UINT64)0x10000);
else res += (res & 0x8000) << 1;
#else
temp &= 0xffff;
res += 0x8000;
if ( temp == 0x8000 )
res &= ~((UINT64)0x10000);
#endif
break;
case 0x04<<13:
/* X * Y (SS) Clear when y = 0 */
xop = MAC_GETXREG_SIGNED(xop);
yop = xop;
temp = (xop * yop) << shift;
res = (INT64)temp;
break;
case 0x05<<13:
/* X * Y (SU) */
xop = MAC_GETXREG_SIGNED(xop);
yop = xop;
temp = (xop * yop) << shift;
res = (INT64)temp;
break;
case 0x06<<13:
/* X * Y (US) */
xop = MAC_GETXREG_UNSIGNED(xop);
yop = xop;
temp = (xop * yop) << shift;
res = (INT64)temp;
break;
case 0x07<<13:
/* X * Y (UU) */
xop = MAC_GETXREG_UNSIGNED(xop);
yop = xop;
temp = (xop * yop) << shift;
res = (INT64)temp;
break;
case 0x08<<13:
/* MR + X * Y (SS) */
xop = MAC_GETXREG_SIGNED(xop);
yop = xop;
temp = (xop * yop) << shift;
res = adsp2100.core.mr.mr + (INT64)temp;
break;
case 0x09<<13:
/* MR + X * Y (SU) */
xop = MAC_GETXREG_SIGNED(xop);
yop = xop;
temp = (xop * yop) << shift;
res = adsp2100.core.mr.mr + (INT64)temp;
break;
case 0x0a<<13:
/* MR + X * Y (US) */
xop = MAC_GETXREG_UNSIGNED(xop);
yop = xop;
temp = (xop * yop) << shift;
res = adsp2100.core.mr.mr + (INT64)temp;
break;
case 0x0b<<13:
/* MR + X * Y (UU) */
xop = MAC_GETXREG_UNSIGNED(xop);
yop = xop;
temp = (xop * yop) << shift;
res = adsp2100.core.mr.mr + (INT64)temp;
break;
case 0x0c<<13:
/* MR - X * Y (SS) */
xop = MAC_GETXREG_SIGNED(xop);
yop = xop;
temp = (xop * yop) << shift;
res = adsp2100.core.mr.mr - (INT64)temp;
break;
case 0x0d<<13:
/* MR - X * Y (SU) */
xop = MAC_GETXREG_SIGNED(xop);
yop = xop;
temp = (xop * yop) << shift;
res = adsp2100.core.mr.mr - (INT64)temp;
break;
case 0x0e<<13:
/* MR - X * Y (US) */
xop = MAC_GETXREG_UNSIGNED(xop);
yop = xop;
temp = (xop * yop) << shift;
res = adsp2100.core.mr.mr - (INT64)temp;
break;
case 0x0f<<13:
/* MR - X * Y (UU) */
xop = MAC_GETXREG_UNSIGNED(xop);
yop = xop;
temp = (xop * yop) << shift;
res = adsp2100.core.mr.mr - (INT64)temp;
break;
default:
res = 0; /* just to keep the compiler happy */
break;
}
/* set the final value */
adsp2100.core.mf.u = (UINT32)res >> 16;
}
#endif
/*===========================================================================
SHIFT operations (result in SR/SE/SB)
===========================================================================*/
src/cpu/adsp2100/adsp2100.c
+1201 -686
View File
File diff suppressed because it is too large. Load diff
src/cpu/adsp2100/adsp2100.h
+59
View File
@@ -92,6 +92,13 @@ extern unsigned adsp2100_get_reg(int regnum);
extern void adsp2100_set_reg(int regnum, unsigned val);
extern void adsp2100_set_irq_line(int irqline, int state);
extern void adsp2100_set_irq_callback(int (*callback)(int irqline));
/* exact skip of one-instruction NOP delay loops: off unless a driver enables it */
extern void adsp2100_set_nop_loop_skip(int enable);
/* optional recompiler (adsp2100jit.c): off unless a driver enables it */
extern int adsp2100_jit_available(void);
extern void adsp2100_set_jit(int enable);
/* data memory words [start, end] read through a handler with no side effects */
extern void adsp2100_jit_pure_read(UINT32 start, UINT32 end);
extern const char *adsp2100_info(void *context, int regnum);
extern unsigned adsp2100_dasm(char *buffer, unsigned pc);
@@ -262,4 +269,56 @@ extern void adsp2115_set_tx_callback( TX_CALLBACK cb );
extern void adsp2115_load_boot_data(data8_t *srcdata, data32_t *dstdata);
#endif
#if (HAS_ADSP2181)
/**************************************************************************
* ADSP2181 section
*
* 16K words of program RAM and 16K words of data RAM on the chip: the
* driver maps them (program memory at ADSP2181_PGM_OFFSET, data memory
* at ADSP2181_DATA_OFFSET), with its control registers at 0x3fe0-0x3fff
* of data memory. The I/O space (IO(x) instructions) and the data memory
* overlay (DMOVLAY) go through the callbacks below
**************************************************************************/
#define ADSP2181_DATA_OFFSET ADSP2100_DATA_OFFSET
#define ADSP2181_PGM_OFFSET ADSP2100_PGM_OFFSET
#define ADSP2181_SIZE ADSP2100_SIZE
#define adsp2181_icount adsp2100_icount
#define ADSP2181_IRQ0 0 /* IRQ0 */
#define ADSP2181_SPORT1_RX 0 /* SPORT1 receive IRQ */
#define ADSP2181_IRQ1 1 /* IRQ1 */
#define ADSP2181_SPORT1_TX 1 /* SPORT1 transmit IRQ */
#define ADSP2181_IRQ2 2 /* IRQ2 */
#define ADSP2181_SPORT0_RX 3 /* SPORT0 receive IRQ */
#define ADSP2181_SPORT0_TX 4 /* SPORT0 transmit IRQ */
#define ADSP2181_TIMER 5 /* internal timer IRQ */
#define ADSP2181_IRQE 6 /* IRQE */
#define ADSP2181_BDMA 7 /* BDMA */
#define ADSP2181_IRQL1 8 /* IRQL1 */
#define ADSP2181_IRQL0 9 /* IRQL0 */
typedef UINT16 (*ADSP2181_IO_READ)( UINT32 offset );
typedef void (*ADSP2181_IO_WRITE)( UINT32 offset, UINT16 data );
typedef void (*ADSP2181_DMOVLAY)( UINT32 dmovlay );
extern void adsp2181_init(void);
extern void adsp2181_reset(void *param);
extern void adsp2181_exit(void);
extern int adsp2181_execute(int cycles);
extern unsigned adsp2181_get_context(void *dst);
extern void adsp2181_set_context(void *src);
extern unsigned adsp2181_get_reg(int regnum);
extern void adsp2181_set_reg(int regnum, unsigned val);
extern void adsp2181_set_irq_line(int irqline, int state);
extern void adsp2181_set_irq_callback(int (*callback)(int irqline));
extern const char *adsp2181_info(void *context, int regnum);
extern unsigned adsp2181_dasm(char *buffer, unsigned pc);
extern void adsp2181_set_rx_callback( RX_CALLBACK cb );
extern void adsp2181_set_tx_callback( TX_CALLBACK cb );
extern void adsp2181_set_io_callbacks( ADSP2181_IO_READ rd, ADSP2181_IO_WRITE wr );
extern void adsp2181_set_dmovlay_callback( ADSP2181_DMOVLAY cb );
#endif
#endif /* _ADSP2100_H */
src/cpu/adsp2100/adsp2100jit.c
+1167
View File
File diff suppressed because it is too large. Load diff
src/cpu/arm/arm.c
+4 -1
View File
@@ -894,6 +894,9 @@ static void HandleMemSingle( data32_t insn )
} /* HandleMemSingle */
#define IsNeg(i) ((i) >> 31)
#define IsPos(i) ((~(i)) >> 31)
/* Set NZCV flags for ADDS / SUBS */
#define HandleALUAddFlags(rd, rn, op2) \
@@ -902,7 +905,7 @@ static void HandleMemSingle( data32_t insn )
((R15 &~ (N_MASK | Z_MASK | V_MASK | C_MASK)) \
| (((!SIGN_BITS_DIFFER(rn, op2)) && SIGN_BITS_DIFFER(rn, rd)) \
<< V_BIT) \
| (((~(rn)) < (op2)) << C_BIT) \
| (((IsNeg(rn) & IsPos(op2)) | (IsNeg(rn) & IsPos(rd)) | (IsPos(op2) & IsPos(rd))) ? C_MASK : 0) \
| HandleALUNZFlags(rd)) \
+ 4; \
else R15 += 4;
src/cpu/arm7/arm7.c
+235
View File
@@ -0,0 +1,235 @@
/*****************************************************************************
*
* arm7.c
* Portable CPU Emulator for 32-bit ARM v3/4/5/6
*
* Copyright Steve Ellenoff, all rights reserved.
* Thumb, DSP, and MMU support and many bugfixes by R. Belmont and Ryan Holtz.
*
* - This source code is released as freeware for non-commercial purposes.
* - You are free to use and redistribute this code in modified or
* unmodified form, provided you list me in the credits.
* - If you modify this source code, you must add a notice to each modified
* source file that it has been changed. If you're a nice person, you
* will clearly mark each change too. :)
* - If you wish to use this for commercial purposes, please contact me at
* sellenoff@hotmail.com
* - The author of this copywritten work reserves the right to change the
* terms of its usage and license at any time, including retroactively
* - This entire notice must remain in the source code.
*
* This work is based on:
* #1) 'Atmel Corporation ARM7TDMI (Thumb) Datasheet - January 1999'
* #2) Arm 2/3/6 emulator By Bryan McPhail (bmcphail@tendril.co.uk) and Phil Stroffolino (MAME CORE 0.76)
*
*****************************************************************************
mame2003-plus: modified. The core files (arm7core.c/h, arm7exec.c) are
those of MAME 0.139, with the memory accesses going through this
version's 32-bit little endian memory system (cpu_readmem32ledw...) and
the state in one static structure; this file is the cpu interface of
this version. ARMv4T (ARM7TDMI): no MMU, no coprocessors.
******************************************************************************/
#include "driver.h"
#include "state.h"
#include "arm7.h"
#include "arm7core.h"
#define LOG(x) logerror x
#define fatalerror logerror
#define ENDIANNESS_BIG 1
/* the memory handlers of the core (arm7core.c) */
#define READ8(addr) arm7_cpu_read8(cpustate, addr)
#define WRITE8(addr,data) arm7_cpu_write8(cpustate, addr,data)
#define READ16(addr) arm7_cpu_read16(cpustate, addr)
#define WRITE16(addr,data) arm7_cpu_write16(cpustate, addr,data)
#define READ32(addr) arm7_cpu_read32(cpustate, addr)
#define WRITE32(addr,data) arm7_cpu_write32(cpustate, addr,data)
#define PTR_READ32 &arm7_cpu_read32
#define PTR_WRITE32 &arm7_cpu_write32
#define ARM7REG(reg) cpustate->sArmRegister[reg]
#define ARM7_ICOUNT arm7_ICount
static arm_state arm7_state;
int arm7_ICount;
/* the core's inline functions are local to this file */
#undef INLINE
#if defined( _MSC_VER )
#define INLINE static __inline
#elif defined( __GNUC__ )
#define INLINE static __inline__
#else
#define INLINE static
#endif
/* ARMv5 helpers the core refers to (CLZ, QADD...): not reached on the ARMv4T */
INLINE UINT32 count_leading_zeros(UINT32 val)
{
UINT32 count = 0;
if (val == 0)
return 32;
while (!(val & 0x80000000))
{
count++;
val <<= 1;
}
return count;
}
INLINE INT64 saturate_qbit_overflow(arm_state *cpustate, INT64 res)
{
if (res > 2147483647) /* INT32_MAX */
{
res = 2147483647;
SET_CPSR(GET_CPSR | Q_MASK);
}
else if (res < (-2147483647-1)) /* INT32_MIN */
{
res = (-2147483647-1);
SET_CPSR(GET_CPSR | Q_MASK);
}
return res;
}
/* no MMU on the ARM7TDMI: the core only calls this when one is enabled */
INLINE UINT32 arm7_tlb_translate(arm_state *cpustate, UINT32 vaddr)
{
return vaddr;
}
#include "arm7core.c"
void arm7_init(void)
{
arm_state *cpustate = &arm7_state;
memset(cpustate, 0, sizeof(*cpustate));
cpustate->archRev = 4;
cpustate->archFlags = eARM_ARCHFLAGS_T;
arm7_core_init(cpustate, "arm7", cpu_getactivecpu());
}
void arm7_reset(void *param)
{
arm7_core_reset(&arm7_state);
}
void arm7_exit(void)
{
}
int arm7_execute(int cycles)
{
arm7_ICount = cycles;
#include "arm7exec.c"
return cycles - arm7_ICount;
}
unsigned arm7_get_context(void *dst)
{
if (dst)
memcpy(dst, &arm7_state, sizeof(arm7_state));
return sizeof(arm7_state);
}
void arm7_set_context(void *src)
{
if (src)
memcpy(&arm7_state, src, sizeof(arm7_state));
}
unsigned arm7_get_reg(int regnum)
{
arm_state *cpustate = &arm7_state;
switch (regnum)
{
case REG_PC:
case ARM7_PC: return R15;
case REG_SP: return GetRegister(cpustate, 13);
case REG_PREVIOUSPC: return 0;
case ARM7_CPSR: return GET_CPSR;
}
if (regnum >= ARM7_R0 && regnum <= ARM7_R15)
return GetRegister(cpustate, regnum - ARM7_R0);
return 0;
}
void arm7_set_reg(int regnum, unsigned val)
{
arm_state *cpustate = &arm7_state;
switch (regnum)
{
case REG_PC:
case ARM7_PC: R15 = val; return;
case REG_SP: SetRegister(cpustate, 13, val); return;
case ARM7_CPSR: SET_CPSR(val); return;
}
if (regnum >= ARM7_R0 && regnum <= ARM7_R15)
SetRegister(cpustate, regnum - ARM7_R0, val);
}
void arm7_set_irq_line(int irqline, int state)
{
arm7_core_set_irq_line(&arm7_state, irqline, state);
}
void arm7_set_irq_callback(int (*callback)(int irqline))
{
arm7_state.irq_callback = callback;
}
const char *arm7_info(void *context, int regnum)
{
static char buffer[16][64];
static int which = 0;
arm_state *cpustate = context ? (arm_state *)context : &arm7_state;
which = (which + 1) % 16;
buffer[which][0] = '\0';
if (regnum >= CPU_INFO_REG + ARM7_R0 && regnum <= CPU_INFO_REG + ARM7_R15)
{
sprintf(buffer[which], "R%-3d:%08x", regnum - CPU_INFO_REG - ARM7_R0, GetRegister(cpustate, regnum - CPU_INFO_REG - ARM7_R0));
return buffer[which];
}
switch (regnum)
{
case CPU_INFO_REG + ARM7_PC: sprintf(buffer[which], "PC :%08x", R15); break;
case CPU_INFO_REG + ARM7_CPSR: sprintf(buffer[which], "CPSR:%08x", GET_CPSR); break;
case CPU_INFO_FLAGS:
sprintf(buffer[which], "%c%c%c%c%c%c%c %s",
(GET_CPSR & N_MASK) ? 'N' : '-',
(GET_CPSR & Z_MASK) ? 'Z' : '-',
(GET_CPSR & C_MASK) ? 'C' : '-',
(GET_CPSR & V_MASK) ? 'V' : '-',
(GET_CPSR & I_MASK) ? 'I' : '-',
(GET_CPSR & F_MASK) ? 'F' : '-',
(GET_CPSR & T_MASK) ? 'T' : '-',
GetModeText(GET_CPSR));
break;
case CPU_INFO_NAME: return "ARM7";
case CPU_INFO_FAMILY: return "Acorn Risc Machine";
case CPU_INFO_VERSION: return "2.0 (MAME 0.139 core)";
case CPU_INFO_FILE: return __FILE__;
case CPU_INFO_CREDITS: return "Copyright Steve Ellenoff, [email protected]";
}
return buffer[which];
}
unsigned arm7_dasm(char *buffer, unsigned pc)
{
if (T_IS_SET(arm7_state.sArmRegister[eCPSR]))
{
sprintf(buffer, "$%04x", cpu_readmem32ledw_word(pc & ~1));
return 2;
}
sprintf(buffer, "$%08x", cpu_readmem32ledw_dword(pc & ~3));
return 4;
}
src/cpu/arm7/arm7.h
+43
View File
@@ -0,0 +1,43 @@
/*****************************************************************************
*
* arm7.h
* Portable ARM7TDMI CPU Emulator
*
* Copyright Steve Ellenoff, all rights reserved.
* Thumb, DSP, and MMU support and many bugfixes by R. Belmont and Ryan Holtz.
* (see arm7core.c for the full notice)
*
* mame2003-plus: the MAME 0.139 core with the cpu interface of this
* version (one ARM7 at a time, 32-bit little endian bus).
*
*****************************************************************************/
#ifndef ARM7_H
#define ARM7_H
#include "driver.h"
/* interrupt lines and exceptions */
#define ARM7_IRQ_LINE 0
#define ARM7_FIRQ_LINE 1
#define ARM7_ABORT_EXCEPTION 2
#define ARM7_ABORT_PREFETCH_EXCEPTION 3
#define ARM7_UNDEFINE_EXCEPTION 4
extern int arm7_ICount;
extern void arm7_init(void);
extern void arm7_reset(void *param);
extern void arm7_exit(void);
extern int arm7_execute(int cycles);
extern unsigned arm7_get_context(void *dst);
extern void arm7_set_context(void *src);
extern unsigned arm7_get_reg(int regnum);
extern void arm7_set_reg(int regnum, unsigned val);
extern void arm7_set_irq_line(int irqline, int state);
extern void arm7_set_irq_callback(int (*callback)(int irqline));
extern const char *arm7_info(void *context, int regnum);
extern unsigned arm7_dasm(char *buffer, unsigned pc);
#endif /* ARM7_H */
src/cpu/arm7/arm7core.c
+1735
View File
File diff suppressed because it is too large. Load diff
src/cpu/arm7/arm7core.h
+488
View File
@@ -0,0 +1,488 @@
/*****************************************************************************
*
* arm7core.h
* Portable ARM7TDMI Core Emulator
*
* Copyright Steve Ellenoff, all rights reserved.
*
* - This source code is released as freeware for non-commercial purposes.
* - You are free to use and redistribute this code in modified or
* unmodified form, provided you list me in the credits.
* - If you modify this source code, you must add a notice to each modified
* source file that it has been changed. If you're a nice person, you
* will clearly mark each change too. :)
* - If you wish to use this for commercial purposes, please contact me at
* sellenoff@hotmail.com
* - The author of this copywritten work reserves the right to change the
* terms of its usage and license at any time, including retroactively
* - This entire notice must remain in the source code.
*
* This work is based on:
* #1) 'Atmel Corporation ARM7TDMI (Thumb) Datasheet - January 1999'
* #2) Arm 2/3/6 emulator By Bryan McPhail (bmcphail@tendril.co.uk) and Phil Stroffolino (MAME CORE 0.76)
*
*****************************************************************************
This file contains everything related to the arm7 core itself, and is presumed
to be cpu implementation non-specific, ie, applies to only the core.
******************************************************************************/
#ifndef __ARM7CORE_H__
#define __ARM7CORE_H__
/****************************************************************************************************
* INTERRUPT LINES/EXCEPTIONS
***************************************************************************************************/
/* ARM7_IRQ_LINE .. ARM7_UNDEFINE_EXCEPTION: in arm7.h */
#define ARM7_NUM_LINES 5
/* Really there's only 1 ABORT Line.. and cpu decides whether it's during data fetch or prefetch, but we let the user specify */
/****************************************************************************************************
* ARM7 CORE REGISTERS
***************************************************************************************************/
enum
{
ARM7_PC = 0,
ARM7_R0, ARM7_R1, ARM7_R2, ARM7_R3, ARM7_R4, ARM7_R5, ARM7_R6, ARM7_R7,
ARM7_R8, ARM7_R9, ARM7_R10, ARM7_R11, ARM7_R12, ARM7_R13, ARM7_R14, ARM7_R15,
ARM7_FR8, ARM7_FR9, ARM7_FR10, ARM7_FR11, ARM7_FR12, ARM7_FR13, ARM7_FR14,
ARM7_IR13, ARM7_IR14, ARM7_SR13, ARM7_SR14, ARM7_FSPSR, ARM7_ISPSR, ARM7_SSPSR,
ARM7_CPSR, ARM7_AR13, ARM7_AR14, ARM7_ASPSR, ARM7_UR13, ARM7_UR14, ARM7_USPSR
};
/* There are 36 Unique - 32 bit processor registers */
/* Each mode has 17 registers (except user & system, which have 16) */
/* This is a list of each *unique* register */
enum
{
/* All modes have the following */
eR0 = 0, eR1, eR2, eR3, eR4, eR5, eR6, eR7,
eR8, eR9, eR10, eR11, eR12,
eR13, /* Stack Pointer */
eR14, /* Link Register (holds return address) */
eR15, /* Program Counter */
eCPSR, /* Current Status Program Register */
/* Fast Interrupt - Bank switched registers */
eR8_FIQ, eR9_FIQ, eR10_FIQ, eR11_FIQ, eR12_FIQ, eR13_FIQ, eR14_FIQ, eSPSR_FIQ,
/* IRQ - Bank switched registers */
eR13_IRQ, eR14_IRQ, eSPSR_IRQ,
/* Supervisor/Service Mode - Bank switched registers */
eR13_SVC, eR14_SVC, eSPSR_SVC,
/* Abort Mode - Bank switched registers */
eR13_ABT, eR14_ABT, eSPSR_ABT,
/* Undefined Mode - Bank switched registers */
eR13_UND, eR14_UND, eSPSR_UND,
kNumRegisters
};
/* Coprocessor-related macros */
#define COPRO_TLB_BASE cpustate->tlbBase
#define COPRO_TLB_BASE_MASK 0xffffc000
#define COPRO_TLB_VADDR_FLTI_MASK 0xfff00000
#define COPRO_TLB_VADDR_FLTI_MASK_SHIFT 18
#define COPRO_TLB_VADDR_CSLTI_MASK 0x000ff000
#define COPRO_TLB_VADDR_CSLTI_MASK_SHIFT 10
#define COPRO_TLB_VADDR_FSLTI_MASK 0x000ffc00
#define COPRO_TLB_VADDR_FSLTI_MASK_SHIFT 8
#define COPRO_TLB_CFLD_ADDR_MASK 0xfffffc00
#define COPRO_TLB_CFLD_ADDR_MASK_SHIFT 10
#define COPRO_TLB_SECTION_PAGE_MASK 0xfff00000
#define COPRO_TLB_LARGE_PAGE_MASK 0xffff0000
#define COPRO_TLB_SMALL_PAGE_MASK 0xfffff000
#define COPRO_TLB_TINY_PAGE_MASK 0xfffffc00
#define COPRO_TLB_UNMAPPED 0
#define COPRO_TLB_LARGE_PAGE 1
#define COPRO_TLB_SMALL_PAGE 2
#define COPRO_TLB_TINY_PAGE 3
#define COPRO_TLB_COARSE_TABLE 1
#define COPRO_TLB_SECTION_TABLE 2
#define COPRO_TLB_FINE_TABLE 3
#define COPRO_CTRL cpustate->control
#define COPRO_CTRL_MMU_EN 0x00000001
#define COPRO_CTRL_ADDRFAULT_EN 0x00000002
#define COPRO_CTRL_DCACHE_EN 0x00000004
#define COPRO_CTRL_WRITEBUF_EN 0x00000008
#define COPRO_CTRL_ENDIAN 0x00000080
#define COPRO_CTRL_SYSTEM 0x00000100
#define COPRO_CTRL_ROM 0x00000200
#define COPRO_CTRL_ICACHE_EN 0x00001000
#define COPRO_CTRL_INTVEC_ADJUST 0x00002000
#define COPRO_CTRL_ADDRFAULT_EN_SHIFT 1
#define COPRO_CTRL_DCACHE_EN_SHIFT 2
#define COPRO_CTRL_WRITEBUF_EN_SHIFT 3
#define COPRO_CTRL_ENDIAN_SHIFT 7
#define COPRO_CTRL_SYSTEM_SHIFT 8
#define COPRO_CTRL_ROM_SHIFT 9
#define COPRO_CTRL_ICACHE_EN_SHIFT 12
#define COPRO_CTRL_INTVEC_ADJUST_SHIFT 13
#define COPRO_CTRL_LITTLE_ENDIAN 0
#define COPRO_CTRL_BIG_ENDIAN 1
#define COPRO_CTRL_INTVEC_0 0
#define COPRO_CTRL_INTVEC_F 1
#define COPRO_CTRL_MASK 0x0000338f
/* Coprocessor Registers */
#define ARM7COPRO_REGS \
UINT32 control; \
UINT32 tlbBase;
enum
{
eARM_ARCHFLAGS_T = 1, /* Thumb present */
eARM_ARCHFLAGS_E = 2, /* extended DSP operations present (only for v5+) */
eARM_ARCHFLAGS_J = 4, /* "Jazelle" (direct execution of Java bytecode) */
eARM_ARCHFLAGS_MMU = 8, /* has on-board MMU (traditional ARM style like the SA1110) */
eARM_ARCHFLAGS_SA = 16, /* StrongARM extensions (enhanced TLB) */
eARM_ARCHFLAGS_XSCALE = 32 /* XScale extensions (CP14, enhanced TLB) */
};
#define ARM7CORE_REGS \
UINT32 sArmRegister[kNumRegisters]; \
UINT8 pendingIrq; \
UINT8 pendingFiq; \
UINT8 pendingAbtD; \
UINT8 pendingAbtP; \
UINT8 pendingUnd; \
UINT8 pendingSwi; \
INT32 iCount; \
int endian; \
int (*irq_callback)(int irqline);
/* CPU state struct */
typedef struct
{
ARM7CORE_REGS /* these must be included in your cpu specific register implementation */
ARM7COPRO_REGS
UINT8 archRev; /* ARM architecture revision (3, 4, and 5 are valid) */
UINT8 archFlags; /* architecture flags */
} arm_state;
/****************************************************************************************************
* VARIOUS INTERNAL STRUCS/DEFINES/ETC..
***************************************************************************************************/
/* Mode values come from bit 4-0 of CPSR, but we are ignoring bit 4 here, since bit 4 always = 1 for valid modes */
enum
{
eARM7_MODE_USER = 0x0, /* Bit: 4-0 = 10000 */
eARM7_MODE_FIQ = 0x1, /* Bit: 4-0 = 10001 */
eARM7_MODE_IRQ = 0x2, /* Bit: 4-0 = 10010 */
eARM7_MODE_SVC = 0x3, /* Bit: 4-0 = 10011 */
eARM7_MODE_ABT = 0x7, /* Bit: 4-0 = 10111 */
eARM7_MODE_UND = 0xb, /* Bit: 4-0 = 11011 */
eARM7_MODE_SYS = 0xf /* Bit: 4-0 = 11111 */
};
#define ARM7_NUM_MODES 0x10
static const int thumbCycles[256] =
{
/* 0 1 2 3 4 5 6 7 8 9 a b c d e f */
1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, /* 0 */
1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, /* 1 */
1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, /* 2 */
1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, /* 3 */
1, 1, 1, 1, 1, 1, 1, 3, 3, 3, 3, 3, 3, 3, 3, 3, /* 4 */
2, 2, 2, 2, 2, 2, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, /* 5 */
2, 2, 2, 2, 2, 2, 2, 2, 3, 3, 3, 3, 3, 3, 3, 3, /* 6 */
2, 2, 2, 2, 2, 2, 2, 2, 3, 3, 3, 3, 3, 3, 3, 3, /* 7 */
2, 2, 2, 2, 2, 2, 2, 2, 3, 3, 3, 3, 3, 3, 3, 3, /* 8 */
2, 2, 2, 2, 2, 2, 2, 2, 3, 3, 3, 3, 3, 3, 3, 3, /* 9 */
3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, /* a */
1, 1, 1, 1, 2, 2, 1, 1, 1, 1, 1, 1, 2, 4, 1, 1, /* b */
2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, /* c */
1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 3, /* d */
3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, /* e */
2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 /* f */
};
/* 17 processor registers are visible at any given time,
* banked depending on processor mode.
*/
static const int sRegisterTable[ARM7_NUM_MODES][18] =
{
{ /* USR */
eR0, eR1, eR2, eR3, eR4, eR5, eR6, eR7,
eR8, eR9, eR10, eR11, eR12,
eR13, eR14,
eR15, eCPSR /* No SPSR in this mode */
},
{ /* FIQ */
eR0, eR1, eR2, eR3, eR4, eR5, eR6, eR7,
eR8_FIQ, eR9_FIQ, eR10_FIQ, eR11_FIQ, eR12_FIQ,
eR13_FIQ, eR14_FIQ,
eR15, eCPSR, eSPSR_FIQ
},
{ /* IRQ */
eR0, eR1, eR2, eR3, eR4, eR5, eR6, eR7,
eR8, eR9, eR10, eR11, eR12,
eR13_IRQ, eR14_IRQ,
eR15, eCPSR, eSPSR_IRQ
},
{ /* SVC */
eR0, eR1, eR2, eR3, eR4, eR5, eR6, eR7,
eR8, eR9, eR10, eR11, eR12,
eR13_SVC, eR14_SVC,
eR15, eCPSR, eSPSR_SVC
},
{0}, {0}, {0}, /* values for modes 4,5,6 are not valid */
{ /* ABT */
eR0, eR1, eR2, eR3, eR4, eR5, eR6, eR7,
eR8, eR9, eR10, eR11, eR12,
eR13_ABT, eR14_ABT,
eR15, eCPSR, eSPSR_ABT
},
{0}, {0}, {0}, /* values for modes 8,9,a are not valid! */
{ /* UND */
eR0, eR1, eR2, eR3, eR4, eR5, eR6, eR7,
eR8, eR9, eR10, eR11, eR12,
eR13_UND, eR14_UND,
eR15, eCPSR, eSPSR_UND
},
{0}, {0}, {0}, /* values for modes c,d, e are not valid! */
{ /* SYS */
eR0, eR1, eR2, eR3, eR4, eR5, eR6, eR7,
eR8, eR9, eR10, eR11, eR12,
eR13, eR14,
eR15, eCPSR /* No SPSR in this mode */
}
};
#define N_BIT 31
#define Z_BIT 30
#define C_BIT 29
#define V_BIT 28
#define Q_BIT 27
#define I_BIT 7
#define F_BIT 6
#define T_BIT 5 /* Thumb mode */
#define N_MASK ((UINT32)(1 << N_BIT)) /* Negative flag */
#define Z_MASK ((UINT32)(1 << Z_BIT)) /* Zero flag */
#define C_MASK ((UINT32)(1 << C_BIT)) /* Carry flag */
#define V_MASK ((UINT32)(1 << V_BIT)) /* oVerflow flag */
#define Q_MASK ((UINT32)(1 << Q_BIT)) /* signed overflow for QADD, MAC */
#define I_MASK ((UINT32)(1 << I_BIT)) /* Interrupt request disable */
#define F_MASK ((UINT32)(1 << F_BIT)) /* Fast interrupt request disable */
#define T_MASK ((UINT32)(1 << T_BIT)) /* Thumb Mode flag */
#define N_IS_SET(pc) ((pc) & N_MASK)
#define Z_IS_SET(pc) ((pc) & Z_MASK)
#define C_IS_SET(pc) ((pc) & C_MASK)
#define V_IS_SET(pc) ((pc) & V_MASK)
#define Q_IS_SET(pc) ((pc) & Q_MASK)
#define I_IS_SET(pc) ((pc) & I_MASK)
#define F_IS_SET(pc) ((pc) & F_MASK)
#define T_IS_SET(pc) ((pc) & T_MASK)
#define N_IS_CLEAR(pc) (!N_IS_SET(pc))
#define Z_IS_CLEAR(pc) (!Z_IS_SET(pc))
#define C_IS_CLEAR(pc) (!C_IS_SET(pc))
#define V_IS_CLEAR(pc) (!V_IS_SET(pc))
#define Q_IS_CLEAR(pc) (!Q_IS_SET(pc))
#define I_IS_CLEAR(pc) (!I_IS_SET(pc))
#define F_IS_CLEAR(pc) (!F_IS_SET(pc))
#define T_IS_CLEAR(pc) (!T_IS_SET(pc))
/* Deconstructing an instruction */
/* todo: use these in all places (including dasm file) */
#define INSN_COND ((UINT32)0xf0000000u)
#define INSN_SDT_L ((UINT32)0x00100000u)
#define INSN_SDT_W ((UINT32)0x00200000u)
#define INSN_SDT_B ((UINT32)0x00400000u)
#define INSN_SDT_U ((UINT32)0x00800000u)
#define INSN_SDT_P ((UINT32)0x01000000u)
#define INSN_BDT_L ((UINT32)0x00100000u)
#define INSN_BDT_W ((UINT32)0x00200000u)
#define INSN_BDT_S ((UINT32)0x00400000u)
#define INSN_BDT_U ((UINT32)0x00800000u)
#define INSN_BDT_P ((UINT32)0x01000000u)
#define INSN_BDT_REGS ((UINT32)0x0000ffffu)
#define INSN_SDT_IMM ((UINT32)0x00000fffu)
#define INSN_MUL_A ((UINT32)0x00200000u)
#define INSN_MUL_RM ((UINT32)0x0000000fu)
#define INSN_MUL_RS ((UINT32)0x00000f00u)
#define INSN_MUL_RN ((UINT32)0x0000f000u)
#define INSN_MUL_RD ((UINT32)0x000f0000u)
#define INSN_I ((UINT32)0x02000000u)
#define INSN_OPCODE ((UINT32)0x01e00000u)
#define INSN_S ((UINT32)0x00100000u)
#define INSN_BL ((UINT32)0x01000000u)
#define INSN_BRANCH ((UINT32)0x00ffffffu)
#define INSN_SWI ((UINT32)0x00ffffffu)
#define INSN_RN ((UINT32)0x000f0000u)
#define INSN_RD ((UINT32)0x0000f000u)
#define INSN_OP2 ((UINT32)0x00000fffu)
#define INSN_OP2_SHIFT ((UINT32)0x00000f80u)
#define INSN_OP2_SHIFT_TYPE ((UINT32)0x00000070u)
#define INSN_OP2_RM ((UINT32)0x0000000fu)
#define INSN_OP2_ROTATE ((UINT32)0x00000f00u)
#define INSN_OP2_IMM ((UINT32)0x000000ffu)
#define INSN_OP2_SHIFT_TYPE_SHIFT 4
#define INSN_OP2_SHIFT_SHIFT 7
#define INSN_OP2_ROTATE_SHIFT 8
#define INSN_MUL_RS_SHIFT 8
#define INSN_MUL_RN_SHIFT 12
#define INSN_MUL_RD_SHIFT 16
#define INSN_OPCODE_SHIFT 21
#define INSN_RN_SHIFT 16
#define INSN_RD_SHIFT 12
#define INSN_COND_SHIFT 28
#define INSN_COPRO_N ((UINT32) 0x00100000u)
#define INSN_COPRO_CREG ((UINT32) 0x000f0000u)
#define INSN_COPRO_AREG ((UINT32) 0x0000f000u)
#define INSN_COPRO_CPNUM ((UINT32) 0x00000f00u)
#define INSN_COPRO_OP2 ((UINT32) 0x000000e0u)
#define INSN_COPRO_OP3 ((UINT32) 0x0000000fu)
#define INSN_COPRO_N_SHIFT 20
#define INSN_COPRO_CREG_SHIFT 16
#define INSN_COPRO_AREG_SHIFT 12
#define INSN_COPRO_CPNUM_SHIFT 8
#define INSN_COPRO_OP2_SHIFT 5
#define THUMB_INSN_TYPE ((UINT16)0xf000)
#define THUMB_COND_TYPE ((UINT16)0x0f00)
#define THUMB_GROUP4_TYPE ((UINT16)0x0c00)
#define THUMB_GROUP5_TYPE ((UINT16)0x0e00)
#define THUMB_GROUP5_RM ((UINT16)0x01c0)
#define THUMB_GROUP5_RN ((UINT16)0x0038)
#define THUMB_GROUP5_RD ((UINT16)0x0007)
#define THUMB_ADDSUB_RNIMM ((UINT16)0x01c0)
#define THUMB_ADDSUB_RS ((UINT16)0x0038)
#define THUMB_ADDSUB_RD ((UINT16)0x0007)
#define THUMB_INSN_ADDSUB ((UINT16)0x0800)
#define THUMB_INSN_CMP ((UINT16)0x0800)
#define THUMB_INSN_SUB ((UINT16)0x0800)
#define THUMB_INSN_IMM_RD ((UINT16)0x0700)
#define THUMB_INSN_IMM_S ((UINT16)0x0080)
#define THUMB_INSN_IMM ((UINT16)0x00ff)
#define THUMB_ADDSUB_TYPE ((UINT16)0x0600)
#define THUMB_HIREG_OP ((UINT16)0x0300)
#define THUMB_HIREG_H ((UINT16)0x00c0)
#define THUMB_HIREG_RS ((UINT16)0x0038)
#define THUMB_HIREG_RD ((UINT16)0x0007)
#define THUMB_STACKOP_TYPE ((UINT16)0x0f00)
#define THUMB_STACKOP_L ((UINT16)0x0800)
#define THUMB_STACKOP_RD ((UINT16)0x0700)
#define THUMB_ALUOP_TYPE ((UINT16)0x03c0)
#define THUMB_BLOP_LO ((UINT16)0x0800)
#define THUMB_BLOP_OFFS ((UINT16)0x07ff)
#define THUMB_SHIFT_R ((UINT16)0x0800)
#define THUMB_SHIFT_AMT ((UINT16)0x07c0)
#define THUMB_HALFOP_L ((UINT16)0x0800)
#define THUMB_HALFOP_OFFS ((UINT16)0x07c0)
#define THUMB_BRANCH_OFFS ((UINT16)0x07ff)
#define THUMB_LSOP_L ((UINT16)0x0800)
#define THUMB_LSOP_OFFS ((UINT16)0x07c0)
#define THUMB_MULTLS ((UINT16)0x0800)
#define THUMB_MULTLS_BASE ((UINT16)0x0700)
#define THUMB_RELADDR_SP ((UINT16)0x0800)
#define THUMB_RELADDR_RD ((UINT16)0x0700)
#define THUMB_INSN_TYPE_SHIFT 12
#define THUMB_COND_TYPE_SHIFT 8
#define THUMB_GROUP4_TYPE_SHIFT 10
#define THUMB_GROUP5_TYPE_SHIFT 9
#define THUMB_ADDSUB_TYPE_SHIFT 9
#define THUMB_INSN_IMM_RD_SHIFT 8
#define THUMB_STACKOP_TYPE_SHIFT 8
#define THUMB_HIREG_OP_SHIFT 8
#define THUMB_STACKOP_RD_SHIFT 8
#define THUMB_MULTLS_BASE_SHIFT 8
#define THUMB_RELADDR_RD_SHIFT 8
#define THUMB_HIREG_H_SHIFT 6
#define THUMB_HIREG_RS_SHIFT 3
#define THUMB_ALUOP_TYPE_SHIFT 6
#define THUMB_SHIFT_AMT_SHIFT 6
#define THUMB_HALFOP_OFFS_SHIFT 6
#define THUMB_LSOP_OFFS_SHIFT 6
#define THUMB_GROUP5_RM_SHIFT 6
#define THUMB_GROUP5_RN_SHIFT 3
#define THUMB_GROUP5_RD_SHIFT 0
#define THUMB_ADDSUB_RNIMM_SHIFT 6
#define THUMB_ADDSUB_RS_SHIFT 3
#define THUMB_ADDSUB_RD_SHIFT 0
enum
{
OPCODE_AND, /* 0000 */
OPCODE_EOR, /* 0001 */
OPCODE_SUB, /* 0010 */
OPCODE_RSB, /* 0011 */
OPCODE_ADD, /* 0100 */
OPCODE_ADC, /* 0101 */
OPCODE_SBC, /* 0110 */
OPCODE_RSC, /* 0111 */
OPCODE_TST, /* 1000 */
OPCODE_TEQ, /* 1001 */
OPCODE_CMP, /* 1010 */
OPCODE_CMN, /* 1011 */
OPCODE_ORR, /* 1100 */
OPCODE_MOV, /* 1101 */
OPCODE_BIC, /* 1110 */
OPCODE_MVN /* 1111 */
};
enum
{
COND_EQ = 0, /* Z equal */
COND_NE, /* ~Z not equal */
COND_CS, COND_HS = 2, /* C unsigned higher or same */
COND_CC, COND_LO = 3, /* ~C unsigned lower */
COND_MI, /* N negative */
COND_PL, /* ~N positive or zero */
COND_VS, /* V overflow */
COND_VC, /* ~V no overflow */
COND_HI, /* C && ~Z unsigned higher */
COND_LS, /* ~C || Z unsigned lower or same */
COND_GE, /* N == V greater or equal */
COND_LT, /* N != V less than */
COND_GT, /* ~Z && N == V greater than */
COND_LE, /* Z || N != V less than or equal */
COND_AL, /* 1 always */
COND_NV /* 0 never */
};
#define LSL(v, s) ((v) << (s))
#define LSR(v, s) ((v) >> (s))
#define ROL(v, s) (LSL((v), (s)) | (LSR((v), 32u - (s))))
#define ROR(v, s) (LSR((v), (s)) | (LSL((v), 32u - (s))))
/* Convenience Macros */
#define R15 ARM7REG(eR15)
#define SPSR 17 /* SPSR is always the 18th register in our 0 based array sRegisterTable[][18] */
#define GET_CPSR ARM7REG(eCPSR)
#define SET_CPSR(v) (GET_CPSR = (v))
#define MODE_FLAG 0xF /* Mode bits are 4:0 of CPSR, but we ignore bit 4. */
#define GET_MODE (GET_CPSR & MODE_FLAG)
#define SIGN_BIT ((UINT32)(1 << 31))
#define SIGN_BITS_DIFFER(a, b) (((a) ^ (b)) >> 31)
/* I really don't know why these were set to 16-bit, the thumb registers are still 32-bit ... */
#define THUMB_SIGN_BIT ((UINT32)(1 << 31))
#define THUMB_SIGN_BITS_DIFFER(a, b) (((a)^(b)) >> 31)
/* At one point I thought these needed to be cpu implementation specific, but they don't.. */
#define GET_REGISTER(state, reg) GetRegister(state, reg)
#define SET_REGISTER(state, reg, val) SetRegister(state, reg, val)
#define ARM7_CHECKIRQ arm7_check_irq_state(cpustate)
#ifdef UNUSED_DEFINITION
extern char *(*arm7_dasm_cop_dt_callback)(arm_state *cpustate, char *pBuf, UINT32 opcode, char *pConditionCode, char *pBuf0);
extern char *(*arm7_dasm_cop_rt_callback)(arm_state *cpustate, char *pBuf, UINT32 opcode, char *pConditionCode, char *pBuf0);
extern char *(*arm7_dasm_cop_do_callback)(arm_state *cpustate, char *pBuf, UINT32 opcode, char *pConditionCode, char *pBuf0);
#endif
#endif /* __ARM7CORE_H__ */
src/cpu/arm7/arm7exec.c
+1605
View File
File diff suppressed because it is too large. Load diff
src/cpu/h83002/h83002.c
+930
View File
@@ -0,0 +1,930 @@
/***************************************************************************
h83002.c: Hitachi H8/3002 microcontroller emulator
Original by The_Author & DynaChicken for the ZiNc emulator.
MAME changes by R. Belmont, Luca Elia, and Tomasz Slanina.
TS 20060412 Added exts.l, sub.l, divxs.w (buggy), jsr @reg, rotxl.l reg, mov.l @(adr, reg), reg
LE 20070903 Added divxu.b shal.l extu.w dec.l #Imm,Rd subx.b
LE 20080202 Separated 3002/3044/3007, Added or.l shal.l rotl.l not.l neg.l exts.w
sub/or/xor.l #Imm:32,ERd bset/bnot/bclr.b Rn,@ERd bst/bist.b #Imm:3,@ERd bnot.b #Imm:3,@ERd
LE 20090128 Added mov.l ers,@aa:16; bild #xx:3,rd; eepmov.b; bnot #xx:3,@aa:8
mame2003-plus: backported from the legacy H8/3xx core of MAME 0.152
(h8_16.c, h8ops.h, h8periph.c) to the MAME 0.78 CPU interface.
Only the H8/3002 model is kept. The on-chip RAM and peripheral
registers are handled inside the core, the on-chip I/O ports are
routed to the driver through h8_3002_set_io_handlers().
This core keeps a single global context: get/set_context are no-ops,
so only one H8/3002 can exist in a machine (System 12 uses one).
***************************************************************************/
#include <stdio.h>
#include <string.h>
#include "cpuintrf.h"
#include "memory.h"
#include "mamedbg.h"
#include "state.h"
#include "timer.h"
#include "mame.h"
#include "driver.h"
#include "h83002.h"
/* H8_LOG((fmt, ...)): debug log, compiled out */
#define H8_LOG(x) do { } while (0)
#define H8_SP (7)
/* on-chip resources of the H8/3002 */
#define H8_IRAM_START 0xfffd10
#define H8_IRAM_END 0xffff0f
#define H8_REG_START 0xffff10
typedef struct
{
/* main CPU stuff */
UINT32 h8err;
UINT32 regs[8];
UINT32 pc, ppc;
UINT32 irq_req[3];
UINT8 ccr, exr;
UINT8 h8nflag, h8vflag, h8cflag, h8zflag, h8iflag, h8hflag;
UINT8 h8uflag, h8uiflag;
UINT8 incheckirqs;
UINT8 has_exr;
int mode_8bit;
int (*irq_cb)(int irqline);
/* onboard peripherals stuff */
UINT8 per_regs[0x100];
UINT8 iram[H8_IRAM_END - H8_IRAM_START + 1];
UINT16 h8TCNT[5];
UINT8 h8TSTR;
mame_timer *timer[5];
int timer_running[5]; /* timer[] armed (not TIME_NEVER / disabled) */
UINT16 tcnt_start[5]; /* TCNT when the timer was last armed */
double tcnt_offset[5]; /* time counted before the timer was last armed by a state load */
double save_left[5], save_elapsed[5]; /* saved timer state (time left < 0: not armed) */
int clock;
} h83xx_state;
static h83xx_state h8state;
/* cycles left in the timeslice: cpuexec reads and adjusts it (abort,
cycles run), so the core counts down this very variable */
int h8_3002_ICount;
static h8_io_read_func h8_io_read = NULL;
static h8_io_write_func h8_io_write = NULL;
void h8_3002_set_io_handlers(h8_io_read_func readfn, h8_io_write_func writefn)
{
h8_io_read = readfn;
h8_io_write = writefn;
}
static data8_t h8_io_read_byte(int port)
{
return h8_io_read ? h8_io_read(port) : 0;
}
static void h8_io_write_byte(int port, data8_t data)
{
if (h8_io_write)
h8_io_write(port, data);
}
static UINT8 h8_register_read8(h83xx_state *h8, UINT32 address);
static void h8_register_write8(h83xx_state *h8, UINT32 address, UINT8 val);
void h8_3002_InterruptRequest(h83xx_state *h8, UINT8 source, UINT8 state);
/***************************************************************************
memory access (external bus via the 0.78 memory system, on-chip
RAM/registers handled here)
***************************************************************************/
static UINT8 h8_read8(h83xx_state *h8, UINT32 address)
{
address &= 0xffffff;
if (address >= H8_IRAM_START)
{
if (address <= H8_IRAM_END)
return h8->iram[address - H8_IRAM_START];
return h8_register_read8(h8, address);
}
return cpu_readmem24bew(address);
}
static void h8_write8(h83xx_state *h8, UINT32 address, UINT8 data)
{
address &= 0xffffff;
if (address >= H8_IRAM_START)
{
if (address <= H8_IRAM_END)
h8->iram[address - H8_IRAM_START] = data;
else
h8_register_write8(h8, address, data);
return;
}
cpu_writemem24bew(address, data);
}
static UINT16 h8_read16(h83xx_state *h8, UINT32 address)
{
address &= 0xfffffe;
if (address >= H8_IRAM_START)
return (h8_read8(h8, address) << 8) | h8_read8(h8, address + 1);
return cpu_readmem24bew_word(address);
}
static void h8_write16(h83xx_state *h8, UINT32 address, UINT16 data)
{
address &= 0xfffffe;
if (address >= H8_IRAM_START)
{
h8_write8(h8, address, data >> 8);
h8_write8(h8, address + 1, data & 0xff);
return;
}
cpu_writemem24bew_word(address, data);
}
static UINT16 h8_readop16(h83xx_state *h8, UINT32 address)
{
address &= 0xfffffe;
if (address >= H8_IRAM_START)
return h8_read16(h8, address);
return cpu_readop16(address);
}
#define h8_mem_read8(x) h8_read8(h8, x)
#define h8_mem_read16(z, x) h8_read16(h8, x)
#define h8_mem_write8(x, y) h8_write8(h8, x, y)
#define h8_mem_write16(z, x, y) h8_write16(h8, x, y)
/* timing macros
note: we assume a system 12 - type setup where external access is 3+1 states
timing will be off somewhat for other configurations. */
#define H8_IFETCH_TIMING(x) h8_3002_ICount -= (x) * 4;
#define H8_BRANCH_TIMING(x) h8_3002_ICount -= (x) * 4;
#define H8_STACK_TIMING(x) h8_3002_ICount -= (x) * 4;
#define H8_BYTE_TIMING(x, adr) if (address24 >= 0xffff10) h8_3002_ICount -= (x) * 3; else h8_3002_ICount -= (x) * 4;
#define H8_WORD_TIMING(x, adr) if (address24 >= 0xffff10) h8_3002_ICount -= (x) * 3; else h8_3002_ICount -= (x) * 4;
#define H8_IOP_TIMING(x) h8_3002_ICount -= (x);
static UINT32 h8_mem_read32(h83xx_state *h8, UINT32 address)
{
UINT32 result = h8_read16(h8, address) << 16;
return result | h8_read16(h8, address + 2);
}
static void h8_mem_write32(h83xx_state *h8, UINT32 address, UINT32 data)
{
h8_write16(h8, address, data >> 16);
h8_write16(h8, address + 2, data);
}
static void h8_check_irqs(h83xx_state *h8);
/***************************************************************************
implementation
***************************************************************************/
void h8_3002_InterruptRequest(h83xx_state *h8, UINT8 source, UINT8 state)
{
int request = source / 32;
int bit = source % 32;
/* don't allow clear on external interrupts */
if ((source <= 17) && (state == 0)) return;
if (state)
h8->irq_req[request] |= (1<<bit);
else
h8->irq_req[request] &= ~(1<<bit);
}
static UINT8 h8_get_ccr(h83xx_state *h8)
{
h8->ccr = 0;
if(h8->h8nflag)h8->ccr |= H8_NFLAG;
if(h8->h8zflag)h8->ccr |= H8_ZFLAG;
if(h8->h8vflag)h8->ccr |= H8_VFLAG;
if(h8->h8cflag)h8->ccr |= H8_CFLAG;
if(h8->h8uflag)h8->ccr |= H8_UFLAG;
if(h8->h8hflag)h8->ccr |= H8_HFLAG;
if(h8->h8uiflag)h8->ccr |= H8_UIFLAG;
if(h8->h8iflag)h8->ccr |= H8_IFLAG;
return h8->ccr;
}
static UINT8 h8_get_exr(h83xx_state *h8)
{
return h8->exr;
}
/* CCR into the flag bytes, without taking interrupts */
static void h8_unpack_ccr(h83xx_state *h8, UINT8 data)
{
h8->ccr = data;
h8->h8nflag = (data & H8_NFLAG) ? 1 : 0;
h8->h8zflag = (data & H8_ZFLAG) ? 1 : 0;
h8->h8vflag = (data & H8_VFLAG) ? 1 : 0;
h8->h8cflag = (data & H8_CFLAG) ? 1 : 0;
h8->h8hflag = (data & H8_HFLAG) ? 1 : 0;
h8->h8iflag = (data & H8_IFLAG) ? 1 : 0;
h8->h8uflag = (data & H8_UFLAG) ? 1 : 0;
h8->h8uiflag = (data & H8_UIFLAG) ? 1 : 0;
}
static void h8_set_ccr(h83xx_state *h8, UINT8 data)
{
h8_unpack_ccr(h8, data);
if (!h8->incheckirqs) h8_check_irqs(h8);
}
static void h8_set_exr(h83xx_state *h8, UINT8 data)
{
h8->exr = data;
}
/* register numbers come from opcode bits: keep them inside regs[] */
static INT16 h8_getreg16(h83xx_state *h8, UINT8 reg)
{
reg &= 15;
if(reg > 7)
return h8->regs[reg-8]>>16;
else
return h8->regs[reg];
}
static void h8_setreg16(h83xx_state *h8, UINT8 reg, UINT16 data)
{
reg &= 15;
if(reg > 7)
{
h8->regs[reg-8] &= 0xffff;
h8->regs[reg-8] |= data<<16;
}
else
{
h8->regs[reg] &= 0xffff0000;
h8->regs[reg] |= data;
}
}
static UINT8 h8_getreg8(h83xx_state *h8, UINT8 reg)
{
reg &= 15;
if(reg > 7)
return h8->regs[reg-8];
else
return h8->regs[reg]>>8;
}
static void h8_setreg8(h83xx_state *h8, UINT8 reg, UINT8 data)
{
reg &= 15;
if(reg > 7)
{
h8->regs[reg-8] &= 0xffffff00;
h8->regs[reg-8] |= data;
}
else
{
h8->regs[reg] &= 0xffff00ff;
h8->regs[reg] |= data<<8;
}
}
static UINT32 h8_getreg32(h83xx_state *h8, UINT8 reg)
{
return h8->regs[reg & 7];
}
static void h8_setreg32(h83xx_state *h8, UINT8 reg, UINT32 data)
{
h8->regs[reg & 7] = data;
}
static void h8_GenException(h83xx_state *h8, UINT8 vectornr)
{
/* push PC on stack (extended mode stack push!) */
h8_setreg32(h8, H8_SP, h8_getreg32(h8, H8_SP)-4);
h8_mem_write32(h8, h8_getreg32(h8, H8_SP), h8->pc | (h8_get_ccr(h8)<<24));
/* generate address from vector */
h8_set_ccr(h8, h8_get_ccr(h8) | 0x80);
if (h8->h8uiflag == 0)
h8_set_ccr(h8, h8_get_ccr(h8) | 0x40);
h8->pc = h8_mem_read32(h8, vectornr * 4) & 0xffffff;
/* I couldn't find timing info for exceptions, so this is a guess (based on JSR/BSR) */
H8_IFETCH_TIMING(2);
H8_STACK_TIMING(2);
}
static int h8_get_priority(h83xx_state *h8, UINT8 bit)
{
int res = 0;
switch(bit)
{
case 12: /* IRQ0 */
if (h8->per_regs[0xF8]&0x80) res = 1;
break;
case 13: /* IRQ1 */
if (h8->per_regs[0xF8]&0x40) res = 1;
break;
case 14: /* IRQ2 */
case 15: /* IRQ3 */
if (h8->per_regs[0xF8]&0x20) res = 1;
break;
case 16: /* IRQ4 */
case 17: /* IRQ5 */
if (h8->per_regs[0xF8]&0x10) res = 1;
break;
case 53: /* SCI0 Rx */
if (!(h8->per_regs[0xB2]&0x40)) res = -2;
else if (h8->per_regs[0xF9]&0x08) res = 1;
break;
case 54: /* SCI0 Tx Empty */
if (!(h8->per_regs[0xB2]&0x80)) res = -2;
else if (h8->per_regs[0xF9]&0x08) res = 1;
break;
case 55: /* SCI0 Tx End */
if (!(h8->per_regs[0xB2]&0x04)) res = -2;
else if (h8->per_regs[0xF9]&0x08) res = 1;
break;
case 57: /* SCI1 Rx */
if (!(h8->per_regs[0xBA]&0x40)) res = -2;
else if (h8->per_regs[0xF9]&0x04) res = 1;
break;
case 58: /* SCI1 Tx Empty */
if (!(h8->per_regs[0xBA]&0x80)) res = -2;
else if (h8->per_regs[0xF9]&0x04) res = 1;
break;
case 59: /* SCI1 Tx End */
if (!(h8->per_regs[0xBA]&0x04)) res = -2;
else if (h8->per_regs[0xF9]&0x04) res = 1;
break;
}
return res;
}
static void h8_check_irqs(h83xx_state *h8)
{
int lv = -1;
h8->incheckirqs = 1;
if (h8->has_exr)
{
lv = (h8->exr & 7);
}
else
{
if (h8->h8iflag == 0)
{
lv = 0;
}
else
{
if ((h8->per_regs[0xF2]&0x08)/*SYSCR*/ == 0)
{
if (h8->h8uiflag == 0)
lv = 1;
}
}
}
/* any interrupts wanted and can accept ? */
if(((h8->irq_req[0] != 0) || (h8->irq_req[1]!= 0) || (h8->irq_req[2] != 0)) && (lv >= 0))
{
UINT8 bit, source;
/* which one ? */
for(bit = 0, source = 0xff; source == 0xff && bit < 32; bit++)
{
if( h8->irq_req[0] & (1<<bit) )
{
if (h8_get_priority(h8, bit) >= lv)
{
h8->irq_req[0] &= ~(1<<bit);
source = bit;
}
}
}
for(bit = 0; source == 0xff && bit < 32; bit++)
{
if( h8->irq_req[1] & (1<<bit) )
{
if (h8_get_priority(h8, bit + 32) >= lv)
{
h8->irq_req[1] &= ~(1<<bit);
source = bit + 32;
}
}
}
for(bit = 0; source == 0xff && bit < 32; bit++)
{
if( h8->irq_req[2] & (1<<bit) )
{
if (h8_get_priority(h8, bit + 64) >= lv)
{
h8->irq_req[2] &= ~(1<<bit);
source = bit + 64;
}
}
}
/* call the MAME callback if it's one of the 6 external IRQs */
if (source >= 12 && source <= 17)
{
if (h8->irq_cb)
(*h8->irq_cb)(source - 12 + H8_IRQ0);
}
if (source != 0xff)
h8_GenException(h8, source);
}
h8->incheckirqs = 0;
}
#define H8_ADDR_MASK 0xffffff
static UINT32 h8_idle_start, h8_idle_end; /* polled memory (end 0 = off) */
static UINT32 h8_idle_pc; /* loop start last reached */
static int h8_idle_since; /* instructions since then */
static int h8_idle_cycles; /* h8_3002_ICount then */
void h8_3002_set_idle_poll(UINT32 start, UINT32 end)
{
h8_idle_start = start;
h8_idle_end = end;
}
/* at "mov.b @aa:24, Rd": the start of a polling loop? skip passes */
static void h8_idle_check(h83xx_state *h8)
{
UINT32 address = ((UINT32)h8_readop16(h8, h8->pc + 2) << 16) | h8_readop16(h8, h8->pc + 4);
UINT16 branch = h8_readop16(h8, h8->pc + 6);
address &= 0xffffff;
if (address < h8_idle_start || address > h8_idle_end || (branch != 0x46f8 && branch != 0x47f8))
{
h8_idle_since = -1;
return;
}
/* one whole pass just ran: skip the passes that still fit */
if (h8->pc == h8_idle_pc && h8_idle_since == 2)
{
int pass = h8_idle_cycles - h8_3002_ICount;
if (pass > 0 && h8_3002_ICount > pass)
h8_3002_ICount -= ((h8_3002_ICount - 1) / pass) * pass;
}
h8_idle_pc = h8->pc;
h8_idle_since = 0;
h8_idle_cycles = h8_3002_ICount;
}
#include "h8ops.h"
/***************************************************************************
on-chip peripherals (ITU timers, ports, serial, ADC)
***************************************************************************/
/* timer registers */
#define TSTR (0x60)
#define TIER0 (0x66)
#define TIER1 (0x70)
#define TIER2 (0x7a)
#define TIER3 (0x84)
#define TIER4 (0x94)
#define TSR0 (0x67)
#define TSR1 (0x71)
#define TSR2 (0x7b)
#define TSR3 (0x85)
#define TSR4 (0x95)
#define TCR0 (0x64)
#define TCR1 (0x6e)
#define TCR2 (0x78)
#define TCR3 (0x82)
#define TCR4 (0x92)
static const UINT8 tsr[5] = { TSR0, TSR1, TSR2, TSR3, TSR4 };
static const UINT8 tier[5] = { TIER0, TIER1, TIER2, TIER3, TIER4 };
static const UINT8 tcr[5] = { TCR0, TCR1, TCR2, TCR3, TCR4 };
static const int tscales[4] = { 1, 2, 4, 8 };
static void h8itu_timer_expire(int which)
{
h83xx_state *h8 = &h8state;
timer_adjust(h8->timer[which], TIME_NEVER, 0, 0);
h8->timer_running[which] = 0;
h8->tcnt_offset[which] = 0;
h8->tcnt_start[which] = 0;
h8->h8TCNT[which] = 0;
h8->per_regs[tsr[which]] |= 4;
/* interrupt on overflow ? */
if(h8->per_regs[tier[which]] & 4)
{
h8_3002_InterruptRequest(h8, 26 + 4*which, 1);
}
}
static void h8_itu_refresh_timer(h83xx_state *h8, int tnum)
{
int ourTCR = h8->per_regs[tcr[tnum]];
int ourTVAL = h8->h8TCNT[tnum];
double period;
period = TIME_IN_HZ(h8->clock) * tscales[ourTCR & 3] * (65536 - ourTVAL);
if (ourTCR & 4)
H8_LOG(("H8/3002: Timer %d is using an external clock. Unsupported!\n", tnum));
timer_adjust(h8->timer[tnum], period, tnum, 0);
h8->timer_running[tnum] = 1;
h8->tcnt_start[tnum] = ourTVAL;
h8->tcnt_offset[tnum] = 0;
}
static void h8_itu_sync_timers(h83xx_state *h8, int tnum)
{
int ourTCR = h8->per_regs[tcr[tnum]];
double cycle_time, cur;
/* get the time per unit */
cycle_time = TIME_IN_HZ(h8->clock) * tscales[ourTCR & 3];
cur = timer_timeelapsed(h8->timer[tnum]) + h8->tcnt_offset[tnum];
/* counted from the TCNT value the timer was armed with */
h8->h8TCNT[tnum] = (UINT16)(h8->tcnt_start[tnum] + (UINT32)(cur / cycle_time));
}
static UINT8 h8_itu_read8(h83xx_state *h8, UINT8 reg)
{
switch(reg)
{
case 0x60: return h8->h8TSTR;
case 0x68: h8_itu_sync_timers(h8, 0); return h8->h8TCNT[0]>>8;
case 0x69: h8_itu_sync_timers(h8, 0); return h8->h8TCNT[0]&0xff;
case 0x72: h8_itu_sync_timers(h8, 1); return h8->h8TCNT[1]>>8;
case 0x73: h8_itu_sync_timers(h8, 1); return h8->h8TCNT[1]&0xff;
case 0x7c: h8_itu_sync_timers(h8, 2); return h8->h8TCNT[2]>>8;
case 0x7d: h8_itu_sync_timers(h8, 2); return h8->h8TCNT[2]&0xff;
case 0x86: h8_itu_sync_timers(h8, 3); return h8->h8TCNT[3]>>8;
case 0x87: h8_itu_sync_timers(h8, 3); return h8->h8TCNT[3]&0xff;
default: return h8->per_regs[reg];
}
}
static void h8_itu_write8(h83xx_state *h8, UINT8 reg, UINT8 val)
{
int t;
h8->per_regs[reg] = val;
switch(reg)
{
case 0x60:
for (t = 0; t < 5; t++)
if ((val & (1 << t)) && !(h8->h8TSTR & (1 << t)))
h8_itu_refresh_timer(h8, t);
h8->h8TSTR = val;
break;
case 0x68: h8->h8TCNT[0] = (val<<8) | (h8->h8TCNT[0] & 0xff); if (h8->h8TSTR & 0x01) h8_itu_refresh_timer(h8, 0); break;
case 0x69: h8->h8TCNT[0] = (val) | (h8->h8TCNT[0] & 0xff00); if (h8->h8TSTR & 0x01) h8_itu_refresh_timer(h8, 0); break;
case 0x72: h8->h8TCNT[1] = (val<<8) | (h8->h8TCNT[1] & 0xff); if (h8->h8TSTR & 0x02) h8_itu_refresh_timer(h8, 1); break;
case 0x73: h8->h8TCNT[1] = (val) | (h8->h8TCNT[1] & 0xff00); if (h8->h8TSTR & 0x02) h8_itu_refresh_timer(h8, 1); break;
case 0x7c: h8->h8TCNT[2] = (val<<8) | (h8->h8TCNT[2] & 0xff); if (h8->h8TSTR & 0x04) h8_itu_refresh_timer(h8, 2); break;
case 0x7d: h8->h8TCNT[2] = (val) | (h8->h8TCNT[2] & 0xff00); if (h8->h8TSTR & 0x04) h8_itu_refresh_timer(h8, 2); break;
case 0x86: h8->h8TCNT[3] = (val<<8) | (h8->h8TCNT[3] & 0xff); if (h8->h8TSTR & 0x08) h8_itu_refresh_timer(h8, 3); break;
case 0x87: h8->h8TCNT[3] = (val) | (h8->h8TCNT[3] & 0xff00); if (h8->h8TSTR & 0x08) h8_itu_refresh_timer(h8, 3); break;
case 0x96: h8->h8TCNT[4] = (val<<8) | (h8->h8TCNT[4] & 0xff); if (h8->h8TSTR & 0x10) h8_itu_refresh_timer(h8, 4); break;
case 0x97: h8->h8TCNT[4] = (val) | (h8->h8TCNT[4] & 0xff00); if (h8->h8TSTR & 0x10) h8_itu_refresh_timer(h8, 4); break;
default: break;
}
}
static UINT8 h8_ISR_r(h83xx_state *h8)
{
UINT8 res = 0;
int i;
for (i = 0; i < 6; i++)
if (h8->irq_req[0] & (1 << (12+i))) res |= (1 << i);
return res;
}
static void h8_ISR_w(h83xx_state *h8, UINT8 val)
{
int i;
for (i = 0; i < 6; i++)
if ((~val) & (1 << i)) h8->irq_req[0] &= ~(1 << (12+i));
}
static UINT8 h8_register_read8(h83xx_state *h8, UINT32 address)
{
UINT8 val;
UINT8 reg = address & 0xff;
if(reg >= 0x60 && reg <= 0x9f)
return h8_itu_read8(h8, reg);
switch(reg)
{
case 0xb4: /* serial port A status */
val = h8->per_regs[reg];
val |= 0xc4; /* transmit finished, receive ready, no errors */
break;
case 0xb5: val = h8_io_read_byte(H8_SERIAL_0); break; /* serial port A receive */
case 0xbc: /* serial port B status */
val = h8->per_regs[reg];
val |= 0xc4; /* transmit finished, receive ready, no errors */
break;
case 0xbd: val = h8_io_read_byte(H8_SERIAL_1); break; /* serial port B receive */
case 0xe0: val = h8_io_read_byte(H8_ADC_0_H); break;
case 0xe1: val = h8_io_read_byte(H8_ADC_0_L); break;
case 0xe2: val = h8_io_read_byte(H8_ADC_1_H); break;
case 0xe3: val = h8_io_read_byte(H8_ADC_1_L); break;
case 0xe4: val = h8_io_read_byte(H8_ADC_2_H); break;
case 0xe5: val = h8_io_read_byte(H8_ADC_2_L); break;
case 0xe6: val = h8_io_read_byte(H8_ADC_3_H); break;
case 0xe7: val = h8_io_read_byte(H8_ADC_3_L); break;
case 0xe8: val = 0x80; break; /* adc status */
case 0xc7: val = h8_io_read_byte(H8_PORT_4); break; /* port 4 data */
case 0xcb: val = h8_io_read_byte(H8_PORT_6); break; /* port 6 data */
case 0xce: val = h8_io_read_byte(H8_PORT_7); break; /* port 7 data */
case 0xcf: val = h8_io_read_byte(H8_PORT_8); break; /* port 8 data */
case 0xd2: val = h8_io_read_byte(H8_PORT_9); break; /* port 9 data */
case 0xd3: val = h8_io_read_byte(H8_PORT_A); break; /* port a data */
case 0xd6: val = h8_io_read_byte(H8_PORT_B); break; /* port b data */
case 0xf6: val = h8_ISR_r(h8); break;
default: val = h8->per_regs[reg]; break;
}
return val;
}
static void h8_register_write8(h83xx_state *h8, UINT32 address, UINT8 val)
{
UINT8 reg = address & 0xff;
if(reg >= 0x60 && reg <= 0x9f)
h8_itu_write8(h8, reg, val);
switch (reg)
{
case 0xb3: /* serial 0 send */
h8_io_write_byte(H8_SERIAL_0, val);
h8_3002_InterruptRequest(h8, 54, 1);
h8_3002_InterruptRequest(h8, 55, 1);
break;
case 0xbb: /* serial 1 send */
h8_io_write_byte(H8_SERIAL_1, val);
h8_3002_InterruptRequest(h8, 58, 1);
h8_3002_InterruptRequest(h8, 59, 1);
break;
case 0xc7: h8_io_write_byte(H8_PORT_4, val); break;
case 0xcb: h8_io_write_byte(H8_PORT_6, val); break;
case 0xce: h8_io_write_byte(H8_PORT_7, val); break;
case 0xcf: h8_io_write_byte(H8_PORT_8, val); break;
case 0xd2: h8_io_write_byte(H8_PORT_9, val); break;
case 0xd3: h8_io_write_byte(H8_PORT_A, val); break;
case 0xd6: h8_io_write_byte(H8_PORT_B, val); break;
case 0xf6: h8_ISR_w(h8, val); break;
}
h8->per_regs[reg] = val;
}
/***************************************************************************
MAME 0.78 interface
***************************************************************************/
/* the ITU timers are MAME timers, which a state does not hold: save how
long each one has run and how long it has left, and re-arm them on load */
static void h8_onstatesave(void)
{
h83xx_state *h8 = &h8state;
int i;
/* the live flags are the flag bytes: ccr holds them in the state */
h8_get_ccr(h8);
for (i = 0; i < 5; i++)
{
h8->save_left[i] = h8->timer_running[i] ? timer_timeleft(h8->timer[i]) : -1;
h8->save_elapsed[i] = timer_timeelapsed(h8->timer[i]) + h8->tcnt_offset[i];
}
}
static void h8_onstateload(void)
{
h83xx_state *h8 = &h8state;
int i;
/* flags only: a load must not take an interrupt */
h8_unpack_ccr(h8, h8->ccr);
for (i = 0; i < 5; i++)
{
if (h8->save_left[i] >= 0)
{
timer_adjust(h8->timer[i], h8->save_left[i], i, 0);
h8->timer_running[i] = 1;
}
else
{
timer_adjust(h8->timer[i], TIME_NEVER, 0, 0);
timer_enable(h8->timer[i], 0);
h8->timer_running[i] = 0;
}
h8->tcnt_offset[i] = h8->save_elapsed[i];
}
}
void h8_3002_init(void)
{
h83xx_state *h8 = &h8state;
int cpu = cpu_getactivecpu();
int i;
memset(h8, 0, sizeof(*h8));
h8->h8iflag = 1;
h8->mode_8bit = 0;
for (i = 0; i < 5; i++)
h8->timer[i] = timer_alloc(h8itu_timer_expire);
state_save_register_UINT32("h8_3002", cpu, "h8err", &h8->h8err, 1);
state_save_register_UINT32("h8_3002", cpu, "regs", h8->regs, 8);
state_save_register_UINT32("h8_3002", cpu, "pc", &h8->pc, 1);
state_save_register_UINT32("h8_3002", cpu, "ppc", &h8->ppc, 1);
state_save_register_UINT32("h8_3002", cpu, "irq_req", h8->irq_req, 3);
state_save_register_UINT8 ("h8_3002", cpu, "ccr", &h8->ccr, 1);
state_save_register_UINT8 ("h8_3002", cpu, "per_regs", h8->per_regs, 0x100);
state_save_register_UINT8 ("h8_3002", cpu, "iram", h8->iram, sizeof(h8->iram));
state_save_register_UINT8 ("h8_3002", cpu, "h8TSTR", &h8->h8TSTR, 1);
state_save_register_UINT16("h8_3002", cpu, "h8TCNT", h8->h8TCNT, 5);
state_save_register_UINT16("h8_3002", cpu, "tcnt_start", h8->tcnt_start, 5);
state_save_register_double("h8_3002", cpu, "timer_left", h8->save_left, 5);
state_save_register_double("h8_3002", cpu, "timer_elapsed", h8->save_elapsed, 5);
state_save_register_func_presave(h8_onstatesave);
state_save_register_func_postload(h8_onstateload);
}
void h8_3002_reset(void *param)
{
h83xx_state *h8 = &h8state;
int i;
h8->clock = Machine->drv->cpu[cpu_getactivecpu()].cpu_clock;
h8->h8err = 0;
memset(h8->regs, 0, sizeof(h8->regs));
memset(h8->irq_req, 0, sizeof(h8->irq_req));
memset(h8->per_regs, 0, sizeof(h8->per_regs));
h8->incheckirqs = 0;
h8->exr = 0;
h8->has_exr = 0;
h8_set_ccr(h8, H8_IFLAG);
h8->pc = h8_mem_read32(h8, 0) & 0xffffff;
h8->ppc = h8->pc;
/* disable timers */
h8->h8TSTR = 0;
for (i = 0; i < 5; i++)
{
h8->h8TCNT[i] = 0;
timer_adjust(h8->timer[i], TIME_NEVER, 0, 0);
h8->timer_running[i] = 0;
h8->tcnt_start[i] = 0;
h8->tcnt_offset[i] = 0;
}
}
void h8_3002_exit(void)
{
h8_idle_end = 0;
}
/* single instance (one H8/3002 per machine): the state lives in h8state,
contexts are not swapped */
unsigned h8_3002_get_context(void *dst)
{
return 1;
}
void h8_3002_set_context(void *src)
{
}
unsigned h8_3002_get_reg(int regnum)
{
h83xx_state *h8 = &h8state;
switch (regnum)
{
case REG_PC:
case H8_PC: return h8->pc;
case REG_PREVIOUSPC: return h8->ppc;
case REG_SP: return h8->regs[7];
case H8_CCR: return h8_get_ccr(h8);
case H8_E0: case H8_E1: case H8_E2: case H8_E3:
case H8_E4: case H8_E5: case H8_E6: case H8_E7:
return h8->regs[regnum - H8_E0];
}
return 0;
}
void h8_3002_set_reg(int regnum, unsigned val)
{
h83xx_state *h8 = &h8state;
switch (regnum)
{
case REG_PC:
case H8_PC: h8->pc = val & 0xffffff; break;
case REG_SP: h8->regs[7] = val; break;
case H8_CCR: h8_set_ccr(h8, val); break;
case H8_E0: case H8_E1: case H8_E2: case H8_E3:
case H8_E4: case H8_E5: case H8_E6: case H8_E7:
h8->regs[regnum - H8_E0] = val; break;
}
}
void h8_3002_set_irq_line(int irqline, int state)
{
h83xx_state *h8 = &h8state;
int asserted = (state != CLEAR_LINE && state != INTERNAL_CLEAR_LINE);
switch (irqline)
{
case H8_IRQ0: case H8_IRQ1: case H8_IRQ2:
case H8_IRQ3: case H8_IRQ4: case H8_IRQ5:
h8_3002_InterruptRequest(h8, 12 + irqline - H8_IRQ0, asserted);
break;
case H8_SCI_0_RX: h8_3002_InterruptRequest(h8, 53, asserted); break;
case H8_SCI_1_RX: h8_3002_InterruptRequest(h8, 57, asserted); break;
}
}
void h8_3002_set_irq_callback(int (*callback)(int irqline))
{
h8state.irq_cb = callback;
}
const char *h8_3002_info(void *context, int regnum)
{
static char buffer[16][47+1];
static int which = 0;
h83xx_state *h8 = &h8state;
which = (which+1) % 16;
buffer[which][0] = '\0';
switch (regnum)
{
case CPU_INFO_REG+H8_PC: sprintf(buffer[which], "PC :%06X", h8->pc); break;
case CPU_INFO_REG+H8_CCR: sprintf(buffer[which], "CCR :%02X", h8_get_ccr(h8)); break;
case CPU_INFO_REG+H8_E0: sprintf(buffer[which], "ER0 :%08X", h8->regs[0]); break;
case CPU_INFO_REG+H8_E1: sprintf(buffer[which], "ER1 :%08X", h8->regs[1]); break;
case CPU_INFO_REG+H8_E2: sprintf(buffer[which], "ER2 :%08X", h8->regs[2]); break;
case CPU_INFO_REG+H8_E3: sprintf(buffer[which], "ER3 :%08X", h8->regs[3]); break;
case CPU_INFO_REG+H8_E4: sprintf(buffer[which], "ER4 :%08X", h8->regs[4]); break;
case CPU_INFO_REG+H8_E5: sprintf(buffer[which], "ER5 :%08X", h8->regs[5]); break;
case CPU_INFO_REG+H8_E6: sprintf(buffer[which], "ER6 :%08X", h8->regs[6]); break;
case CPU_INFO_REG+H8_E7: sprintf(buffer[which], " SP :%08X", h8->regs[7]); break;
case CPU_INFO_FLAGS:
sprintf(buffer[which], "%c%c%c%c%c%c%c%c",
h8->h8iflag ? 'I':'i', h8->h8uiflag ? 'U':'u',
h8->h8hflag ? 'H':'h', h8->h8uflag ? 'U':'u',
h8->h8nflag ? 'N':'n', h8->h8zflag ? 'Z':'z',
h8->h8vflag ? 'V':'v', h8->h8cflag ? 'C':'c');
break;
case CPU_INFO_NAME: return "H8/3002";
case CPU_INFO_FAMILY: return "Hitachi H8/300";
case CPU_INFO_VERSION: return "1.0";
case CPU_INFO_FILE: return __FILE__;
case CPU_INFO_CREDITS: return "The_Author & DynaChicken (ZiNc), R. Belmont, Luca Elia, Tomasz Slanina";
}
return buffer[which];
}
unsigned h8_3002_dasm(char *buffer, unsigned pc)
{
sprintf(buffer, "$%04X", h8_read16(&h8state, pc));
return 2;
}
src/cpu/h83002/h83002.h
+121
View File
@@ -0,0 +1,121 @@
/***************************************************************************
h83002.h : Public constants and function defs for the H8/3002 emulator.
Backported to the MAME 0.78 CPU interface (mame2003-plus) from the legacy
H8/3xx core of MAME 0.152 (original by The_Author & DynaChicken for ZiNc,
MAME changes by R. Belmont, Luca Elia, Tomasz Slanina, Tim Schuerewegen,
O. Galibert).
Only the H8/3002 (16-bit, advanced mode, 24-bit address space) is
supported. On-chip RAM (0xfffd10-0xffff0f) and the on-chip peripheral
registers (0xffff10-0xffffff) are handled inside the core.
The 0.78 I/O port space is sized after the data bus (16 bit), so the
H8 on-chip ports, ADC and serial channels are routed to the driver
through the callbacks below instead of a PORT map.
****************************************************************************/
#ifndef _H83002_H_
#define _H83002_H_
#include "osd_cpu.h"
#define H8_IFLAG 0x80
#define H8_UIFLAG 0x40
#define H8_HFLAG 0x20
#define H8_UFLAG 0x10
#define H8_NFLAG 0x08
#define H8_ZFLAG 0x04
#define H8_VFLAG 0x02
#define H8_CFLAG 0x01
/* registers */
enum
{
H8_E0 = 1,
H8_E1,
H8_E2,
H8_E3,
H8_E4,
H8_E5,
H8_E6,
H8_E7,
H8_PC,
H8_CCR
};
/* external interrupt lines */
enum
{
H8_IRQ0 = 0,
H8_IRQ1,
H8_IRQ2,
H8_IRQ3,
H8_IRQ4,
H8_IRQ5,
H8_SCI_0_RX, /* incoming character on SCI 0 */
H8_SCI_1_RX /* incoming character on SCI 1 */
};
/* I/O "ports" passed to the driver callbacks */
enum
{
/* digital I/O ports */
H8_PORT_4 = 3,
H8_PORT_6 = 5,
H8_PORT_7,
H8_PORT_8,
H8_PORT_9,
H8_PORT_A,
H8_PORT_B,
/* analog inputs */
H8_ADC_0_H = 0x20,
H8_ADC_0_L,
H8_ADC_1_H,
H8_ADC_1_L,
H8_ADC_2_H,
H8_ADC_2_L,
H8_ADC_3_H,
H8_ADC_3_L,
/* serial ports */
H8_SERIAL_0 = 0x30,
H8_SERIAL_1
};
typedef data8_t (*h8_io_read_func)(int port);
typedef void (*h8_io_write_func)(int port, data8_t data);
/* hook the on-chip ports/ADC/serial to the driver (call before reset) */
void h8_3002_set_io_handlers(h8_io_read_func readfn, h8_io_write_func writefn);
/*
Speedup (end 0 = off): memory in start-end only changes outside the
H8's timeslice (other CPUs, the H8's own interrupts) and reading it has
no side effects. A polling loop on it, "mov.b @aa:24, Rd / bne (or
beq) back", leaves the same state on every pass, so once one pass has
run in a timeslice the whole passes that still fit are skipped:
registers, memory and cycles end up exactly as if they had run.
*/
void h8_3002_set_idle_poll(UINT32 start, UINT32 end);
extern int h8_3002_ICount;
void h8_3002_init(void);
void h8_3002_reset(void *param);
void h8_3002_exit(void);
int h8_3002_execute(int cycles);
unsigned h8_3002_get_context(void *dst);
void h8_3002_set_context(void *src);
unsigned h8_3002_get_reg(int regnum);
void h8_3002_set_reg(int regnum, unsigned val);
void h8_3002_set_irq_line(int irqline, int state);
void h8_3002_set_irq_callback(int (*callback)(int irqline));
const char *h8_3002_info(void *context, int regnum);
unsigned h8_3002_dasm(char *buffer, unsigned pc);
#endif
src/cpu/h83002/h8ops.h
+4282
View File
File diff suppressed because it is too large. Load diff
src/cpu/i386/cycles.h
+674
View File
@@ -0,0 +1,674 @@
#pragma once
#ifndef __CYCLES_H__
#define __CYCLES_H__
typedef enum
{
CYCLES_MOV_REG_REG,
CYCLES_MOV_REG_MEM,
CYCLES_MOV_MEM_REG,
CYCLES_MOV_IMM_REG,
CYCLES_MOV_IMM_MEM,
CYCLES_MOV_ACC_MEM,
CYCLES_MOV_MEM_ACC,
CYCLES_MOV_REG_SREG,
CYCLES_MOV_MEM_SREG,
CYCLES_MOV_SREG_REG,
CYCLES_MOV_SREG_MEM,
CYCLES_MOVSX_REG_REG,
CYCLES_MOVSX_MEM_REG,
CYCLES_MOVZX_REG_REG,
CYCLES_MOVZX_MEM_REG,
CYCLES_PUSH_RM,
CYCLES_PUSH_REG_SHORT,
CYCLES_PUSH_SREG,
CYCLES_PUSH_IMM,
CYCLES_PUSHA,
CYCLES_POP_RM,
CYCLES_POP_REG_SHORT,
CYCLES_POP_SREG,
CYCLES_POPA,
CYCLES_XCHG_REG_REG,
CYCLES_XCHG_REG_MEM,
CYCLES_IN,
CYCLES_IN_VAR,
CYCLES_OUT,
CYCLES_OUT_VAR,
CYCLES_LEA,
CYCLES_LDS,
CYCLES_LES,
CYCLES_LFS,
CYCLES_LGS,
CYCLES_LSS,
CYCLES_CLC,
CYCLES_CLD,
CYCLES_CLI,
CYCLES_CLTS,
CYCLES_CMC,
CYCLES_LAHF,
CYCLES_POPF,
CYCLES_PUSHF,
CYCLES_SAHF,
CYCLES_STC,
CYCLES_STD,
CYCLES_STI,
CYCLES_ALU_REG_REG,
CYCLES_ALU_REG_MEM,
CYCLES_ALU_MEM_REG,
CYCLES_ALU_IMM_REG,
CYCLES_ALU_IMM_MEM,
CYCLES_ALU_IMM_ACC,
CYCLES_INC_REG,
CYCLES_INC_MEM,
CYCLES_DEC_REG,
CYCLES_DEC_MEM,
CYCLES_CMP_REG_REG,
CYCLES_CMP_REG_MEM,
CYCLES_CMP_MEM_REG,
CYCLES_CMP_IMM_REG,
CYCLES_CMP_IMM_MEM,
CYCLES_CMP_IMM_ACC,
CYCLES_TEST_REG_REG,
CYCLES_TEST_REG_MEM,
CYCLES_TEST_IMM_REG,
CYCLES_TEST_IMM_MEM,
CYCLES_TEST_IMM_ACC,
CYCLES_NEG_REG,
CYCLES_NEG_MEM,
CYCLES_AAA,
CYCLES_AAS,
CYCLES_DAA,
CYCLES_DAS,
CYCLES_MUL8_ACC_REG,
CYCLES_MUL8_ACC_MEM,
CYCLES_MUL16_ACC_REG,
CYCLES_MUL16_ACC_MEM,
CYCLES_MUL32_ACC_REG,
CYCLES_MUL32_ACC_MEM,
CYCLES_IMUL8_ACC_REG,
CYCLES_IMUL8_ACC_MEM,
CYCLES_IMUL16_ACC_REG,
CYCLES_IMUL16_ACC_MEM,
CYCLES_IMUL32_ACC_REG,
CYCLES_IMUL32_ACC_MEM,
CYCLES_IMUL8_REG_REG,
CYCLES_IMUL8_REG_MEM,
CYCLES_IMUL16_REG_REG,
CYCLES_IMUL16_REG_MEM,
CYCLES_IMUL32_REG_REG,
CYCLES_IMUL32_REG_MEM,
CYCLES_IMUL16_REG_IMM_REG,
CYCLES_IMUL16_MEM_IMM_REG,
CYCLES_IMUL32_REG_IMM_REG,
CYCLES_IMUL32_MEM_IMM_REG,
CYCLES_DIV8_ACC_REG,
CYCLES_DIV8_ACC_MEM,
CYCLES_DIV16_ACC_REG,
CYCLES_DIV16_ACC_MEM,
CYCLES_DIV32_ACC_REG,
CYCLES_DIV32_ACC_MEM,
CYCLES_IDIV8_ACC_REG,
CYCLES_IDIV8_ACC_MEM,
CYCLES_IDIV16_ACC_REG,
CYCLES_IDIV16_ACC_MEM,
CYCLES_IDIV32_ACC_REG,
CYCLES_IDIV32_ACC_MEM,
CYCLES_AAD,
CYCLES_AAM,
CYCLES_CBW,
CYCLES_CWD,
CYCLES_ROTATE_REG,
CYCLES_ROTATE_MEM,
CYCLES_ROTATE_CARRY_REG,
CYCLES_ROTATE_CARRY_MEM,
CYCLES_SHLD_REG,
CYCLES_SHLD_MEM,
CYCLES_SHRD_REG,
CYCLES_SHRD_MEM,
CYCLES_NOT_REG,
CYCLES_NOT_MEM,
CYCLES_CMPS,
CYCLES_INS,
CYCLES_LODS,
CYCLES_MOVS,
CYCLES_OUTS,
CYCLES_SCAS,
CYCLES_STOS,
CYCLES_XLAT,
CYCLES_REP_CMPS_BASE,
CYCLES_REP_INS_BASE,
CYCLES_REP_LODS_BASE,
CYCLES_REP_MOVS_BASE,
CYCLES_REP_OUTS_BASE,
CYCLES_REP_SCAS_BASE,
CYCLES_REP_STOS_BASE,
CYCLES_REP_CMPS,
CYCLES_REP_INS,
CYCLES_REP_LODS,
CYCLES_REP_MOVS,
CYCLES_REP_OUTS,
CYCLES_REP_SCAS,
CYCLES_REP_STOS,
CYCLES_BSF_BASE,
CYCLES_BSF,
CYCLES_BSR_BASE,
CYCLES_BSR,
CYCLES_BT_IMM_REG,
CYCLES_BT_IMM_MEM,
CYCLES_BT_REG_REG,
CYCLES_BT_REG_MEM,
CYCLES_BTC_IMM_REG,
CYCLES_BTC_IMM_MEM,
CYCLES_BTC_REG_REG,
CYCLES_BTC_REG_MEM,
CYCLES_BTR_IMM_REG,
CYCLES_BTR_IMM_MEM,
CYCLES_BTR_REG_REG,
CYCLES_BTR_REG_MEM,
CYCLES_BTS_IMM_REG,
CYCLES_BTS_IMM_MEM,
CYCLES_BTS_REG_REG,
CYCLES_BTS_REG_MEM,
CYCLES_CALL, /* E8 */
CYCLES_CALL_REG, /* FF /2 */
CYCLES_CALL_MEM, /* FF /2 */
CYCLES_CALL_INTERSEG, /* 9A */
CYCLES_CALL_REG_INTERSEG, /* FF /3 */
CYCLES_CALL_MEM_INTERSEG, /* FF /3 */
CYCLES_JMP_SHORT, /* EB */
CYCLES_JMP, /* E9 */
CYCLES_JMP_REG, /* FF /4 */
CYCLES_JMP_MEM, /* FF /4 */
CYCLES_JMP_INTERSEG, /* EA */
CYCLES_JMP_REG_INTERSEG, /* FF /5 */
CYCLES_JMP_MEM_INTERSEG, /* FF /5 */
CYCLES_RET, /* C3 */
CYCLES_RET_IMM, /* C2 */
CYCLES_RET_INTERSEG, /* CB */
CYCLES_RET_IMM_INTERSEG, /* CA */
CYCLES_JCC_DISP8,
CYCLES_JCC_FULL_DISP,
CYCLES_JCC_DISP8_NOBRANCH,
CYCLES_JCC_FULL_DISP_NOBRANCH,
CYCLES_JCXZ,
CYCLES_JCXZ_NOBRANCH,
CYCLES_LOOP,
CYCLES_LOOPZ,
CYCLES_LOOPNZ,
CYCLES_SETCC_REG,
CYCLES_SETCC_MEM,
CYCLES_ENTER,
CYCLES_LEAVE,
CYCLES_INT,
CYCLES_INT3,
CYCLES_INTO_OF1,
CYCLES_INTO_OF0,
CYCLES_BOUND_IN_RANGE,
CYCLES_BOUND_OUT_RANGE,
CYCLES_IRET,
CYCLES_HLT,
CYCLES_MOV_REG_CR0,
CYCLES_MOV_REG_CR2,
CYCLES_MOV_REG_CR3,
CYCLES_MOV_CR_REG,
CYCLES_MOV_REG_DR0_3,
CYCLES_MOV_REG_DR6_7,
CYCLES_MOV_DR6_7_REG,
CYCLES_MOV_DR0_3_REG,
CYCLES_MOV_REG_TR6_7,
CYCLES_MOV_TR6_7_REG,
CYCLES_NOP,
CYCLES_WAIT,
CYCLES_ARPL_REG,
CYCLES_ARPL_MEM,
CYCLES_LAR_REG,
CYCLES_LAR_MEM,
CYCLES_LGDT,
CYCLES_LIDT,
CYCLES_LLDT_REG,
CYCLES_LLDT_MEM,
CYCLES_LMSW_REG,
CYCLES_LMSW_MEM,
CYCLES_LSL_REG,
CYCLES_LSL_MEM,
CYCLES_LTR_REG,
CYCLES_LTR_MEM,
CYCLES_SGDT,
CYCLES_SIDT,
CYCLES_SLDT_REG,
CYCLES_SLDT_MEM,
CYCLES_SMSW_REG,
CYCLES_SMSW_MEM,
CYCLES_STR_REG,
CYCLES_STR_MEM,
CYCLES_VERR_REG,
CYCLES_VERR_MEM,
CYCLES_VERW_REG,
CYCLES_VERW_MEM,
CYCLES_LOCK,
CYCLES_BSWAP,
CYCLES_CMPXCHG8B,
CYCLES_CMPXCHG,
CYCLES_CPUID,
CYCLES_CPUID_EAX1,
CYCLES_INVD,
CYCLES_XADD,
CYCLES_RDTSC,
CYCLES_RSM,
CYCLES_RDMSR,
CYCLES_FABS,
CYCLES_FADD,
CYCLES_FBLD,
CYCLES_FBSTP,
CYCLES_FCHS,
CYCLES_FCLEX,
CYCLES_FCOM,
CYCLES_FCOS,
CYCLES_FDECSTP,
CYCLES_FDISI,
CYCLES_FDIV,
CYCLES_FDIVR,
CYCLES_FENI,
CYCLES_FFREE,
CYCLES_FIADD,
CYCLES_FICOM,
CYCLES_FIDIV,
CYCLES_FILD,
CYCLES_FIMUL,
CYCLES_FINCSTP,
CYCLES_FINIT,
CYCLES_FIST,
CYCLES_FISUB,
CYCLES_FLD,
CYCLES_FLDZ,
CYCLES_FLD1,
CYCLES_FLDL2E,
CYCLES_FLDL2T,
CYCLES_FLDLG2,
CYCLES_FLDLN2,
CYCLES_FLDPI,
CYCLES_FLDCW,
CYCLES_FLDENV,
CYCLES_FMUL,
CYCLES_FNOP,
CYCLES_FPATAN,
CYCLES_FPREM,
CYCLES_FPREM1,
CYCLES_FPTAN,
CYCLES_FRNDINT,
CYCLES_FRSTOR,
CYCLES_FSAVE,
CYCLES_FSCALE,
CYCLES_FSETPM,
CYCLES_FSIN,
CYCLES_FSINCOS,
CYCLES_FSQRT,
CYCLES_FST,
CYCLES_FSTCW,
CYCLES_FSTENV,
CYCLES_FSTSW,
CYCLES_FSUB,
CYCLES_FSUBR,
CYCLES_FTST,
CYCLES_FUCOM,
CYCLES_FXAM,
CYCLES_FXCH,
CYCLES_FXTRACT,
CYCLES_FYL2X,
CYCLES_FYL2XPI,
CYCLES_CMPXCHG_REG_REG_T,
CYCLES_CMPXCHG_REG_REG_F,
CYCLES_CMPXCHG_REG_MEM_T,
CYCLES_CMPXCHG_REG_MEM_F,
CYCLES_XADD_REG_REG,
CYCLES_XADD_REG_MEM,
CYCLES_NUM_OPCODES
} X86_CYCLES;
#define X86_NUM_CPUS 4
#define CPU_CYCLES_I386 0
#define CPU_CYCLES_I486 1
#define CPU_CYCLES_PENTIUM 2
#define CPU_CYCLES_MEDIAGX 3
typedef struct
{
X86_CYCLES op;
UINT8 cpu_cycles[X86_NUM_CPUS][2];
} X86_CYCLE_TABLE;
static const X86_CYCLE_TABLE x86_cycle_table[] =
{
/* opcode rm/pmode */
/* i386 i486 pentium mediagx */
{ CYCLES_MOV_REG_REG, { { 2, 2 }, { 1, 1 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_MOV_REG_MEM, { { 2, 2 }, { 1, 1 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_MOV_MEM_REG, { { 4, 4 }, { 1, 1 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_MOV_IMM_REG, { { 2, 2 }, { 1, 1 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_MOV_IMM_MEM, { { 2, 2 }, { 1, 1 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_MOV_ACC_MEM, { { 2, 2 }, { 1, 1 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_MOV_MEM_ACC, { { 4, 4 }, { 1, 1 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_MOV_REG_SREG, { { 2, 18 }, { 3, 3 }, { 2, 2 }, { 1, 6 } } },
{ CYCLES_MOV_MEM_SREG, { { 5, 19 }, { 9, 9 }, { 3, 3 }, { 1, 6 } } },
{ CYCLES_MOV_SREG_REG, { { 2, 2 }, { 3, 3 }, { 1, 1 }, { 1, 6 } } },
{ CYCLES_MOV_SREG_MEM, { { 2, 2 }, { 3, 3 }, { 1, 1 }, { 1, 6 } } },
{ CYCLES_MOVSX_REG_REG, { { 3, 3 }, { 3, 3 }, { 3, 3 }, { 1, 1 } } },
{ CYCLES_MOVSX_MEM_REG, { { 6, 6 }, { 3, 3 }, { 3, 3 }, { 1, 1 } } },
{ CYCLES_MOVZX_REG_REG, { { 3, 3 }, { 3, 3 }, { 3, 3 }, { 1, 1 } } },
{ CYCLES_MOVZX_MEM_REG, { { 6, 6 }, { 3, 3 }, { 3, 3 }, { 1, 1 } } },
{ CYCLES_PUSH_RM, { { 5, 5 }, { 4, 4 }, { 2, 2 }, { 3, 3 } } },
{ CYCLES_PUSH_REG_SHORT, { { 2, 2 }, { 1, 1 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_PUSH_SREG, { { 2, 2 }, { 3, 3 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_PUSH_IMM, { { 2, 2 }, { 1, 1 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_PUSHA, { { 18, 18 }, { 11, 11 }, { 5, 5 }, { 11, 11 } } },
{ CYCLES_POP_RM, { { 5, 5 }, { 4, 4 }, { 3, 3 }, { 4, 4 } } },
{ CYCLES_POP_REG_SHORT, { { 4, 4 }, { 4, 4 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_POP_SREG, { { 7, 21 }, { 3, 3 }, { 3, 3 }, { 1, 6 } } },
{ CYCLES_POPA, { { 24, 24 }, { 9, 9 }, { 5, 5 }, { 9, 9 } } },
{ CYCLES_XCHG_REG_REG, { { 3, 3 }, { 3, 3 }, { 3, 3 }, { 1, 1 } } },
{ CYCLES_XCHG_REG_MEM, { { 5, 5 }, { 5, 5 }, { 3, 3 }, { 1, 1 } } },
{ CYCLES_IN, { { 12, 26 }, { 14, 27 }, { 7, 19 }, { 8, 8 } } },
{ CYCLES_IN_VAR, { { 13, 27 }, { 14, 27 }, { 7, 19 }, { 8, 8 } } },
{ CYCLES_OUT, { { 10, 24 }, { 16, 29 }, { 12, 24 }, { 14, 14 } } },
{ CYCLES_OUT_VAR, { { 11, 25 }, { 16, 29 }, { 12, 24 }, { 14, 14 } } },
{ CYCLES_LEA, { { 2, 2 }, { 1, 1 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_LDS, { { 7, 22 }, { 6, 12 }, { 4, 4 }, { 4, 9 } } },
{ CYCLES_LES, { { 7, 22 }, { 6, 12 }, { 4, 4 }, { 4, 9 } } },
{ CYCLES_LFS, { { 7, 22 }, { 6, 12 }, { 4, 4 }, { 4, 9 } } },
{ CYCLES_LGS, { { 7, 22 }, { 6, 12 }, { 4, 4 }, { 4, 9 } } },
{ CYCLES_LSS, { { 7, 22 }, { 6, 12 }, { 4, 4 }, { 4, 10 } } },
{ CYCLES_CLC, { { 2, 2 }, { 2, 2 }, { 2, 2 }, { 1, 1 } } },
{ CYCLES_CLD, { { 2, 2 }, { 2, 2 }, { 2, 2 }, { 4, 4 } } },
{ CYCLES_CLI, { { 8, 8 }, { 5, 5 }, { 7, 7 }, { 6, 6 } } },
{ CYCLES_CLTS, { { 6, 6 }, { 7, 7 }, { 10, 10 }, { 7, 7 } } },
{ CYCLES_CMC, { { 2, 2 }, { 2, 2 }, { 2, 2 }, { 3, 3 } } },
{ CYCLES_LAHF, { { 2, 2 }, { 3, 3 }, { 2, 2 }, { 2, 2 } } },
{ CYCLES_POPF, { { 5, 5 }, { 9, 9 }, { 6, 6 }, { 8, 8 } } },
{ CYCLES_PUSHF, { { 4, 4 }, { 4, 4 }, { 9, 9 }, { 2, 2 } } },
{ CYCLES_SAHF, { { 3, 3 }, { 2, 2 }, { 2, 2 }, { 1, 1 } } },
{ CYCLES_STC, { { 2, 2 }, { 2, 2 }, { 2, 2 }, { 1, 1 } } },
{ CYCLES_STD, { { 2, 2 }, { 2, 2 }, { 2, 2 }, { 4, 4 } } },
{ CYCLES_STI, { { 8, 8 }, { 5, 5 }, { 7, 7 }, { 6, 6 } } },
{ CYCLES_ALU_REG_REG, { { 2, 2 }, { 1, 1 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_ALU_REG_MEM, { { 7, 7 }, { 3, 3 }, { 3, 3 }, { 1, 1 } } },
{ CYCLES_ALU_MEM_REG, { { 6, 6 }, { 2, 2 }, { 2, 2 }, { 1, 1 } } },
{ CYCLES_ALU_IMM_REG, { { 2, 2 }, { 1, 1 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_ALU_IMM_MEM, { { 7, 7 }, { 3, 3 }, { 3, 3 }, { 1, 1 } } },
{ CYCLES_ALU_IMM_ACC, { { 2, 2 }, { 1, 1 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_INC_REG, { { 2, 2 }, { 1, 1 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_INC_MEM, { { 6, 6 }, { 3, 3 }, { 3, 3 }, { 1, 1 } } },
{ CYCLES_DEC_REG, { { 2, 2 }, { 1, 1 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_DEC_MEM, { { 6, 6 }, { 3, 3 }, { 3, 3 }, { 1, 1 } } },
{ CYCLES_CMP_REG_REG, { { 2, 2 }, { 1, 1 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_CMP_REG_MEM, { { 5, 5 }, { 2, 2 }, { 2, 2 }, { 1, 1 } } },
{ CYCLES_CMP_MEM_REG, { { 6, 6 }, { 2, 2 }, { 2, 2 }, { 1, 1 } } },
{ CYCLES_CMP_IMM_REG, { { 2, 2 }, { 1, 1 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_CMP_IMM_MEM, { { 5, 5 }, { 2, 2 }, { 2, 2 }, { 1, 1 } } },
{ CYCLES_CMP_IMM_ACC, { { 2, 2 }, { 1, 1 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_TEST_REG_REG, { { 2, 2 }, { 1, 1 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_TEST_REG_MEM, { { 5, 5 }, { 2, 2 }, { 2, 2 }, { 1, 1 } } },
{ CYCLES_TEST_IMM_REG, { { 2, 2 }, { 1, 1 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_TEST_IMM_MEM, { { 5, 5 }, { 2, 2 }, { 2, 2 }, { 1, 1 } } },
{ CYCLES_TEST_IMM_ACC, { { 2, 2 }, { 1, 1 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_NEG_REG, { { 2, 2 }, { 1, 1 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_NEG_MEM, { { 6, 6 }, { 3, 3 }, { 3, 3 }, { 1, 1 } } },
{ CYCLES_AAA, { { 4, 4 }, { 3, 3 }, { 3, 3 }, { 3, 3 } } },
{ CYCLES_AAS, { { 4, 4 }, { 3, 3 }, { 3, 3 }, { 3, 3 } } },
{ CYCLES_DAA, { { 4, 4 }, { 2, 2 }, { 3, 3 }, { 2, 2 } } },
{ CYCLES_DAS, { { 4, 4 }, { 2, 2 }, { 3, 3 }, { 2, 2 } } },
{ CYCLES_MUL8_ACC_REG, { { 17, 17 }, { 13, 13 }, { 11, 11 }, { 4, 4 } } },
{ CYCLES_MUL8_ACC_MEM, { { 20, 20 }, { 13, 13 }, { 11, 11 }, { 4, 4 } } },
{ CYCLES_MUL16_ACC_REG, { { 25, 25 }, { 13, 13 }, { 11, 11 }, { 5, 5 } } },
{ CYCLES_MUL16_ACC_MEM, { { 28, 28 }, { 13, 13 }, { 11, 11 }, { 5, 5 } } },
{ CYCLES_MUL32_ACC_REG, { { 41, 41 }, { 13, 13 }, { 10, 10 }, { 15, 15 } } },
{ CYCLES_MUL32_ACC_MEM, { { 44, 44 }, { 13, 13 }, { 10, 10 }, { 15, 15 } } },
{ CYCLES_IMUL8_ACC_REG, { { 17, 17 }, { 18, 18 }, { 11, 11 }, { 4, 4 } } },
{ CYCLES_IMUL8_ACC_MEM, { { 20, 20 }, { 18, 18 }, { 11, 11 }, { 4, 4 } } },
{ CYCLES_IMUL16_ACC_REG, { { 25, 25 }, { 26, 26 }, { 11, 11 }, { 5, 5 } } },
{ CYCLES_IMUL16_ACC_MEM, { { 28, 28 }, { 26, 26 }, { 11, 11 }, { 5, 5 } } },
{ CYCLES_IMUL32_ACC_REG, { { 41, 41 }, { 42, 42 }, { 10, 10 }, { 15, 15 } } },
{ CYCLES_IMUL32_ACC_MEM, { { 44, 44 }, { 42, 42 }, { 10, 10 }, { 15, 15 } } },
{ CYCLES_IMUL8_REG_REG, { { 17, 17 }, { 13, 13 }, { 10, 10 }, { 4, 4 } } },
{ CYCLES_IMUL8_REG_MEM, { { 20, 20 }, { 13, 13 }, { 10, 10 }, { 4, 4 } } },
{ CYCLES_IMUL16_REG_REG, { { 25, 25 }, { 13, 13 }, { 10, 10 }, { 5, 5 } } },
{ CYCLES_IMUL16_REG_MEM, { { 28, 28 }, { 13, 13 }, { 10, 10 }, { 5, 5 } } },
{ CYCLES_IMUL32_REG_REG, { { 41, 41 }, { 13, 13 }, { 10, 10 }, { 15, 15 } } },
{ CYCLES_IMUL32_REG_MEM, { { 44, 44 }, { 13, 13 }, { 10, 10 }, { 15, 15 } } },
{ CYCLES_IMUL16_REG_IMM_REG,{ { 26, 26 }, { 26, 26 }, { 10, 10 }, { 6, 6 } } },
{ CYCLES_IMUL16_MEM_IMM_REG,{ { 27, 27 }, { 26, 26 }, { 10, 10 }, { 6, 6 } } },
{ CYCLES_IMUL32_REG_IMM_REG,{ { 42, 42 }, { 42, 42 }, { 10, 10 }, { 16, 16 } } },
{ CYCLES_IMUL32_MEM_IMM_REG,{ { 43, 43 }, { 42, 42 }, { 10, 10 }, { 16, 16 } } },
{ CYCLES_DIV8_ACC_REG, { { 14, 14 }, { 16, 16 }, { 17, 17 }, { 20, 20 } } },
{ CYCLES_DIV8_ACC_MEM, { { 17, 17 }, { 16, 16 }, { 17, 17 }, { 20, 20 } } },
{ CYCLES_DIV16_ACC_REG, { { 22, 22 }, { 24, 24 }, { 25, 25 }, { 29, 29 } } },
{ CYCLES_DIV16_ACC_MEM, { { 25, 25 }, { 24, 24 }, { 25, 25 }, { 29, 29 } } },
{ CYCLES_DIV32_ACC_REG, { { 38, 38 }, { 40, 40 }, { 41, 41 }, { 45, 45 } } },
{ CYCLES_DIV32_ACC_MEM, { { 41, 41 }, { 40, 40 }, { 41, 41 }, { 45, 45 } } },
{ CYCLES_IDIV8_ACC_REG, { { 19, 19 }, { 19, 19 }, { 22, 22 }, { 20, 20 } } },
{ CYCLES_IDIV8_ACC_MEM, { { 22, 22 }, { 20, 20 }, { 22, 22 }, { 20, 20 } } },
{ CYCLES_IDIV16_ACC_REG, { { 27, 27 }, { 27, 27 }, { 30, 30 }, { 29, 29 } } },
{ CYCLES_IDIV16_ACC_MEM, { { 30, 30 }, { 28, 28 }, { 30, 30 }, { 29, 29 } } },
{ CYCLES_IDIV32_ACC_REG, { { 43, 43 }, { 43, 43 }, { 46, 46 }, { 45, 45 } } },
{ CYCLES_IDIV32_ACC_MEM, { { 46, 46 }, { 44, 44 }, { 46, 46 }, { 45, 45 } } },
{ CYCLES_AAD, { { 19, 19 }, { 14, 14 }, { 10, 10 }, { 7, 7 } } },
{ CYCLES_AAM, { { 17, 17 }, { 15, 15 }, { 18, 18 }, { 19, 19 } } },
{ CYCLES_CBW, { { 3, 3 }, { 3, 3 }, { 3, 3 }, { 3, 3 } } },
{ CYCLES_CWD, { { 2, 2 }, { 3, 3 }, { 2, 2 }, { 2, 2 } } },
{ CYCLES_ROTATE_REG, { { 3, 3 }, { 3, 3 }, { 1, 1 }, { 2, 2 } } },
{ CYCLES_ROTATE_MEM, { { 7, 7 }, { 4, 4 }, { 3, 3 }, { 2, 2 } } },
{ CYCLES_ROTATE_CARRY_REG, { { 9, 9 }, { 8, 8 }, { 7, 7 }, { 8, 8 } } },
{ CYCLES_ROTATE_CARRY_MEM, { { 10, 10 }, { 9, 9 }, { 8, 8 }, { 8, 8 } } },
{ CYCLES_SHLD_REG, { { 3, 3 }, { 2, 2 }, { 4, 4 }, { 3, 3 } } },
{ CYCLES_SHLD_MEM, { { 7, 7 }, { 3, 3 }, { 4, 4 }, { 6, 6 } } },
{ CYCLES_SHRD_REG, { { 3, 3 }, { 2, 2 }, { 4, 4 }, { 3, 3 } } },
{ CYCLES_SHRD_MEM, { { 7, 7 }, { 3, 3 }, { 4, 4 }, { 6, 6 } } },
{ CYCLES_NOT_REG, { { 2, 2 }, { 1, 1 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_NOT_MEM, { { 6, 6 }, { 3, 3 }, { 3, 3 }, { 1, 1 } } },
{ CYCLES_CMPS, { { 10, 10 }, { 8, 8 }, { 5, 5 }, { 6, 6 } } },
{ CYCLES_INS, { { 15, 29 }, { 17, 30 }, { 9, 22 }, { 11, 11 } } },
{ CYCLES_LODS, { { 5, 5 }, { 5, 5 }, { 2, 2 }, { 3, 3 } } },
{ CYCLES_MOVS, { { 8, 8 }, { 7, 7 }, { 4, 4 }, { 6, 6 } } },
{ CYCLES_OUTS, { { 14, 28 }, { 17, 30 }, { 13, 25 }, { 15, 15 } } },
{ CYCLES_SCAS, { { 8, 8 }, { 6, 6 }, { 4, 4 }, { 2, 2 } } },
{ CYCLES_STOS, { { 5, 5 }, { 5, 5 }, { 3, 3 }, { 2, 2 } } },
{ CYCLES_XLAT, { { 5, 5 }, { 4, 4 }, { 4, 4 }, { 5, 5 } } },
{ CYCLES_REP_CMPS_BASE, { { 5, 5 }, { 0, 0 }, { 0, 0 }, { 11, 11 } } },
{ CYCLES_REP_INS_BASE, { { 14, 8 }, { 0, 0 }, { 0, 0 }, { 17, 17 } } },
{ CYCLES_REP_LODS_BASE, { { 5, 5 }, { 0, 0 }, { 0, 0 }, { 9, 9 } } },
{ CYCLES_REP_MOVS_BASE, { { 8, 8 }, { 0, 0 }, { 0, 0 }, { 12, 12 } } },
{ CYCLES_REP_OUTS_BASE, { { 12, 6 }, { 0, 0 }, { 0, 0 }, { 24, 24 } } },
{ CYCLES_REP_SCAS_BASE, { { 5, 5 }, { 0, 0 }, { 0, 0 }, { 9, 9 } } },
{ CYCLES_REP_STOS_BASE, { { 5, 5 }, { 0, 0 }, { 0, 0 }, { 9, 9 } } },
{ CYCLES_REP_CMPS, { { 5, 5 }, { 8, 8 }, { 5, 5 }, { 4, 4 } } },
{ CYCLES_REP_INS, { { 14, 8 }, { 17, 30 }, { 9, 22 }, { 4, 4 } } },
{ CYCLES_REP_LODS, { { 5, 5 }, { 5, 5 }, { 2, 2 }, { 2, 2 } } },
{ CYCLES_REP_MOVS, { { 8, 8 }, { 7, 7 }, { 4, 4 }, { 2, 2 } } },
{ CYCLES_REP_OUTS, { { 12, 6 }, { 17, 30 }, { 13, 25 }, { 4, 4 } } },
{ CYCLES_REP_SCAS, { { 5, 5 }, { 6, 6 }, { 4, 4 }, { 3, 3 } } },
{ CYCLES_REP_STOS, { { 5, 5 }, { 5, 5 }, { 3, 3 }, { 2, 2 } } },
{ CYCLES_BSF_BASE, { { 11, 11 }, { 6, 6 }, { 6, 6 }, { 4, 4 } } },
{ CYCLES_BSF, { { 3, 3 }, { 1, 1 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_BSR_BASE, { { 9, 9 }, { 6, 6 }, { 7, 7 }, { 4, 4 } } },
{ CYCLES_BSR, { { 3, 3 }, { 1, 1 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_BT_IMM_REG, { { 3, 3 }, { 3, 3 }, { 4, 4 }, { 1, 1 } } },
{ CYCLES_BT_IMM_MEM, { { 6, 6 }, { 6, 6 }, { 4, 4 }, { 1, 1 } } },
{ CYCLES_BT_REG_REG, { { 3, 3 }, { 3, 3 }, { 4, 4 }, { 1, 1 } } },
{ CYCLES_BT_REG_MEM, { { 12, 12 }, { 12, 12 }, { 9, 9 }, { 7, 7 } } },
{ CYCLES_BTC_IMM_REG, { { 6, 6 }, { 6, 6 }, { 7, 7 }, { 2, 2 } } },
{ CYCLES_BTC_IMM_MEM, { { 8, 8 }, { 8, 8 }, { 8, 8 }, { 2, 2 } } },
{ CYCLES_BTC_REG_REG, { { 6, 6 }, { 6, 6 }, { 7, 7 }, { 2, 2 } } },
{ CYCLES_BTC_REG_MEM, { { 13, 13 }, { 13, 13 }, { 13, 13 }, { 8, 8 } } },
{ CYCLES_BTR_IMM_REG, { { 6, 6 }, { 6, 6 }, { 7, 7 }, { 2, 2 } } },
{ CYCLES_BTR_IMM_MEM, { { 8, 8 }, { 8, 8 }, { 8, 8 }, { 2, 2 } } },
{ CYCLES_BTR_REG_REG, { { 6, 6 }, { 6, 6 }, { 7, 7 }, { 2, 2 } } },
{ CYCLES_BTR_REG_MEM, { { 13, 13 }, { 13, 13 }, { 13, 13 }, { 8, 8 } } },
{ CYCLES_BTS_IMM_REG, { { 6, 6 }, { 6, 6 }, { 7, 7 }, { 2, 2 } } },
{ CYCLES_BTS_IMM_MEM, { { 8, 8 }, { 8, 8 }, { 8, 8 }, { 2, 2 } } },
{ CYCLES_BTS_REG_REG, { { 6, 6 }, { 6, 6 }, { 7, 7 }, { 2, 2 } } },
{ CYCLES_BTS_REG_MEM, { { 13, 13 }, { 13, 13 }, { 13, 13 }, { 8, 8 } } },
{ CYCLES_CALL, { { 7, 7 }, { 3, 3 }, { 1, 1 }, { 3, 3 } } },
{ CYCLES_CALL_REG, { { 7, 7 }, { 5, 5 }, { 2, 2 }, { 3, 3 } } },
{ CYCLES_CALL_MEM, { { 10, 10 }, { 5, 5 }, { 2, 2 }, { 4, 4 } } },
{ CYCLES_CALL_INTERSEG, { { 17, 34 }, { 18, 20 }, { 4, 13 }, { 9, 14 } } },
{ CYCLES_CALL_REG_INTERSEG, { { 22, 38 }, { 17, 20 }, { 4, 14 }, { 11, 15 } } },
{ CYCLES_CALL_MEM_INTERSEG, { { 22, 38 }, { 17, 20 }, { 4, 14 }, { 11, 15 } } },
{ CYCLES_JMP_SHORT, { { 7, 7 }, { 3, 3 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_JMP, { { 7, 7 }, { 3, 3 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_JMP_REG, { { 7, 7 }, { 5, 5 }, { 2, 2 }, { 1, 1 } } },
{ CYCLES_JMP_MEM, { { 10, 10 }, { 5, 5 }, { 2, 2 }, { 3, 3 } } },
{ CYCLES_JMP_INTERSEG, { { 12, 27 }, { 17, 19 }, { 3, 3 }, { 8, 12 } } },
{ CYCLES_JMP_REG_INTERSEG, { { 17, 31 }, { 13, 18 }, { 4, 4 }, { 10, 10 } } },
{ CYCLES_JMP_MEM_INTERSEG, { { 17, 31 }, { 13, 18 }, { 4, 4 }, { 10, 13 } } },
{ CYCLES_RET, { { 10, 10 }, { 5, 5 }, { 2, 2 }, { 3, 3 } } },
{ CYCLES_RET_IMM, { { 10, 10 }, { 5, 5 }, { 2, 2 }, { 3, 3 } } },
{ CYCLES_RET_INTERSEG, { { 18, 32 }, { 13, 13 }, { 4, 4 }, { 10, 13 } } },
{ CYCLES_RET_IMM_INTERSEG, { { 18, 32 }, { 14, 14 }, { 4, 4 }, { 10, 13 } } },
{ CYCLES_JCC_DISP8, { { 7, 7 }, { 3, 3 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_JCC_FULL_DISP, { { 7, 7 }, { 3, 3 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_JCC_DISP8_NOBRANCH,{ { 3, 3 }, { 1, 1 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_JCC_FULL_DISP_NOBRANCH,{ { 3, 3 }, { 1, 1 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_JCXZ, { { 9, 9 }, { 1, 1 }, { 1, 1 }, { 2, 2 } } },
{ CYCLES_JCXZ_NOBRANCH, { { 5, 5 }, { 1, 1 }, { 1, 1 }, { 2, 2 } } },
{ CYCLES_LOOP, { { 11, 11 }, { 6, 6 }, { 5, 5 }, { 2, 2 } } },
{ CYCLES_LOOPZ, { { 11, 11 }, { 9, 9 }, { 8, 8 }, { 2, 2 } } },
{ CYCLES_LOOPNZ, { { 11, 11 }, { 9, 9 }, { 8, 8 }, { 2, 2 } } },
{ CYCLES_SETCC_REG, { { 4, 4 }, { 3, 3 }, { 2, 2 }, { 1, 1 } } },
{ CYCLES_SETCC_MEM, { { 5, 5 }, { 4, 4 }, { 2, 2 }, { 1, 1 } } },
{ CYCLES_ENTER, { { 10, 10 }, { 14, 14 }, { 11, 11 }, { 13, 13 } } },
{ CYCLES_LEAVE, { { 4, 4 }, { 5, 5 }, { 3, 3 }, { 1, 1 } } },
{ CYCLES_INT, { { 37, 37 }, { 30, 30 }, { 16, 16 }, { 19, 19 } } },
{ CYCLES_INT3, { { 33, 33 }, { 26, 26 }, { 13, 13 }, { 19, 19 } } },
{ CYCLES_INTO_OF1, { { 35, 35 }, { 28, 28 }, { 13, 13 }, { 19, 19 } } },
{ CYCLES_INTO_OF0, { { 3, 3 }, { 3, 3 }, { 4, 4 }, { 4, 4 } } },
{ CYCLES_BOUND_IN_RANGE, { { 10, 10 }, { 7, 7 }, { 8, 8 }, { 7, 7 } } },
{ CYCLES_BOUND_OUT_RANGE, { { 44, 44 }, { 7, 7 }, { 8, 8 }, { 8, 8 } } },
{ CYCLES_IRET, { { 22, 22 }, { 15, 15 }, { 8, 8 }, { 13, 13 } } },
{ CYCLES_HLT, { { 5, 5 }, { 4, 4 }, { 4, 4 }, { 10, 10 } } },
{ CYCLES_MOV_REG_CR0, { { 11, 11 }, { 16, 16 }, { 16, 16 }, { 20, 18 } } },
{ CYCLES_MOV_REG_CR2, { { 4, 4 }, { 4, 4 }, { 4, 4 }, { 5, 5 } } },
{ CYCLES_MOV_REG_CR3, { { 5, 5 }, { 4, 4 }, { 4, 4 }, { 5, 6 } } },
{ CYCLES_MOV_CR_REG, { { 6, 6 }, { 4, 4 }, { 4, 4 }, { 6, 6 } } },
{ CYCLES_MOV_REG_DR0_3, { { 22, 22 }, { 10, 10 }, { 10, 10 }, { 10, 10 } } },
{ CYCLES_MOV_REG_DR6_7, { { 16, 16 }, { 10, 10 }, { 10, 10 }, { 10, 10 } } },
{ CYCLES_MOV_DR6_7_REG, { { 14, 14 }, { 11, 11 }, { 11, 11 }, { 9, 9 } } },
{ CYCLES_MOV_DR0_3_REG, { { 22, 22 }, { 11, 11 }, { 11, 11 }, { 9, 9 } } },
{ CYCLES_MOV_REG_TR6_7, { { 12, 12 }, { 4, 4 }, { 4, 4 }, { 11, 11 } } },
{ CYCLES_MOV_TR6_7_REG, { { 12, 12 }, { 3, 3 }, { 3, 3 }, { 3, 3 } } },
{ CYCLES_NOP, { { 3, 3 }, { 1, 1 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_WAIT, { { 7, 7 }, { 1, 1 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_ARPL_REG, { { 0, 20 }, { 0, 9 }, { 0, 7 }, { 0, 9 } } },
{ CYCLES_ARPL_MEM, { { 0, 21 }, { 0, 9 }, { 0, 7 }, { 0, 9 } } },
{ CYCLES_LAR_REG, { { 0, 15 }, { 11, 11 }, { 8, 8 }, { 0, 9 } } },
{ CYCLES_LAR_MEM, { { 0, 16 }, { 11, 11 }, { 8, 8 }, { 0, 9 } } },
{ CYCLES_LGDT, { { 11, 11 }, { 11, 11 }, { 6, 6 }, { 10, 10 } } },
{ CYCLES_LIDT, { { 11, 11 }, { 11, 11 }, { 6, 6 }, { 10, 10 } } },
{ CYCLES_LLDT_REG, { { 0, 20 }, { 11, 11 }, { 9, 9 }, { 0, 8 } } },
{ CYCLES_LLDT_MEM, { { 0, 24 }, { 11, 11 }, { 9, 9 }, { 0, 8 } } },
{ CYCLES_LMSW_REG, { { 11, 11 }, { 13, 13 }, { 8, 8 }, { 11, 11 } } },
{ CYCLES_LMSW_MEM, { { 14, 14 }, { 13, 13 }, { 8, 8 }, { 11, 11 } } },
{ CYCLES_LSL_REG, { { 0, 21 }, { 10, 10 }, { 8, 8 }, { 0, 9 } } },
{ CYCLES_LSL_MEM, { { 0, 22 }, { 10, 10 }, { 8, 8 }, { 0, 9 } } },
{ CYCLES_LTR_REG, { { 0, 23 }, { 20, 20 }, { 10, 10 }, { 0, 9 } } },
{ CYCLES_LTR_MEM, { { 0, 27 }, { 20, 20 }, { 10, 10 }, { 0, 9 } } },
{ CYCLES_SGDT, { { 9, 9 }, { 10, 10 }, { 4, 4 }, { 6, 6 } } },
{ CYCLES_SIDT, { { 9, 9 }, { 10, 10 }, { 4, 4 }, { 6, 6 } } },
{ CYCLES_SLDT_REG, { { 0, 2 }, { 2, 2 }, { 2, 2 }, { 0, 1 } } },
{ CYCLES_SLDT_MEM, { { 0, 2 }, { 3, 3 }, { 2, 2 }, { 0, 1 } } },
{ CYCLES_SMSW_REG, { { 2, 2 }, { 2, 2 }, { 4, 4 }, { 4, 4 } } },
{ CYCLES_SMSW_MEM, { { 2, 2 }, { 3, 3 }, { 4, 4 }, { 4, 4 } } },
{ CYCLES_STR_REG, { { 0, 2 }, { 2, 2 }, { 2, 2 }, { 0, 3 } } },
{ CYCLES_STR_MEM, { { 0, 2 }, { 3, 3 }, { 2, 2 }, { 0, 3 } } },
{ CYCLES_VERR_REG, { { 0, 10 }, { 11, 11 }, { 7, 7 }, { 0, 8 } } },
{ CYCLES_VERR_MEM, { { 0, 11 }, { 11, 11 }, { 7, 7 }, { 0, 8 } } },
{ CYCLES_VERW_REG, { { 0, 15 }, { 11, 11 }, { 7, 7 }, { 0, 8 } } },
{ CYCLES_VERW_MEM, { { 0, 16 }, { 11, 11 }, { 7, 7 }, { 0, 8 } } },
{ CYCLES_LOCK, { { 0, 0 }, { 1, 1 }, { 1, 1 }, { 1, 1 } } },
/* i486+ */
{ CYCLES_BSWAP, { { 0, 0 }, { 1, 1 }, { 1, 1 }, { 6, 6 } } },
{ CYCLES_CMPXCHG, { { 0, 0 }, { 6, 6 }, { 5, 5 }, { 6, 6 } } },
{ CYCLES_INVD, { { 0, 0 }, { 4, 4 }, { 15, 15 }, { 20, 20 } } },
{ CYCLES_XADD, { { 0, 0 }, { 4, 4 }, { 4, 4 }, { 2, 2 } } },
/* Pentium+ */
{ CYCLES_CMPXCHG8B, { { 0, 0 }, { 0, 0 }, { 10, 10 }, { 6, 6 } } },
{ CYCLES_CPUID, { { 0, 0 }, { 0, 0 }, { 14, 14 }, { 12, 12 } } },
{ CYCLES_CPUID_EAX1, { { 0, 0 }, { 0, 0 }, { 14, 14 }, { 12, 12 } } },
{ CYCLES_RDTSC, { { 0, 0 }, { 0, 0 }, { 20, 20 }, { 1, 1 } } },
{ CYCLES_RSM, { { 0, 0 }, { 0, 0 }, { 82, 82 }, { 57, 57 } } },
{ CYCLES_RDMSR, { { 0, 0 }, { 0, 0 }, { 20, 20 }, { 1, 1 } } },
/* FPU */
{ CYCLES_FABS, { { 0, 0 }, { 3, 3 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_FADD, { { 0, 0 }, { 8, 8 }, { 3, 3 }, { 1, 1 } } },
{ CYCLES_FBLD, { { 0, 0 }, { 70, 70 }, { 48, 48 }, { 1, 1 } } },
{ CYCLES_FBSTP, { { 0, 0 }, {172,172 }, {148,148 }, { 1, 1 } } },
{ CYCLES_FCHS, { { 0, 0 }, { 6, 6 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_FCLEX, { { 0, 0 }, { 7, 7 }, { 9, 9 }, { 1, 1 } } },
{ CYCLES_FCOM, { { 0, 0 }, { 4, 4 }, { 4, 4 }, { 1, 1 } } },
{ CYCLES_FCOS, { { 0, 0 }, {255,255 }, {124,124 }, { 1, 1 } } },
{ CYCLES_FDECSTP, { { 0, 0 }, { 3, 3 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_FDISI, { { 0, 0 }, { 3, 3 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_FDIV, { { 0, 0 }, { 73, 73 }, { 39, 39 }, { 1, 1 } } },
{ CYCLES_FDIVR, { { 0, 0 }, { 73, 73 }, { 39, 39 }, { 1, 1 } } },
{ CYCLES_FENI, { { 0, 0 }, { 3, 3 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_FFREE, { { 0, 0 }, { 3, 3 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_FIADD, { { 0, 0 }, { 20, 20 }, { 7, 7 }, { 1, 1 } } },
{ CYCLES_FICOM, { { 0, 0 }, { 16, 16 }, { 8, 8 }, { 1, 1 } } },
{ CYCLES_FIDIV, { { 0, 0 }, { 85, 85 }, { 42, 42 }, { 1, 1 } } },
{ CYCLES_FILD, { { 0, 0 }, { 13, 13 }, { 3, 3 }, { 1, 1 } } },
{ CYCLES_FIMUL, { { 0, 0 }, { 23, 23 }, { 7, 7 }, { 1, 1 } } },
{ CYCLES_FINCSTP, { { 0, 0 }, { 3, 3 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_FINIT, { { 0, 0 }, { 17, 17 }, { 16, 16 }, { 1, 1 } } },
{ CYCLES_FIST, { { 0, 0 }, { 29, 29 }, { 6, 6 }, { 1, 1 } } },
{ CYCLES_FISUB, { { 0, 0 }, { 20, 20 }, { 7, 7 }, { 1, 1 } } },
{ CYCLES_FLD, { { 0, 0 }, { 4, 4 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_FLDZ, { { 0, 0 }, { 4, 4 }, { 2, 2 }, { 1, 1 } } },
{ CYCLES_FLD1, { { 0, 0 }, { 4, 4 }, { 2, 2 }, { 1, 1 } } },
{ CYCLES_FLDL2E, { { 0, 0 }, { 8, 8 }, { 5, 5 }, { 1, 1 } } },
{ CYCLES_FLDL2T, { { 0, 0 }, { 8, 8 }, { 5, 5 }, { 1, 1 } } },
{ CYCLES_FLDLG2, { { 0, 0 }, { 8, 8 }, { 5, 5 }, { 1, 1 } } },
{ CYCLES_FLDLN2, { { 0, 0 }, { 8, 8 }, { 5, 5 }, { 1, 1 } } },
{ CYCLES_FLDPI, { { 0, 0 }, { 8, 8 }, { 5, 5 }, { 1, 1 } } },
{ CYCLES_FLDCW, { { 0, 0 }, { 4, 4 }, { 7, 7 }, { 1, 1 } } },
{ CYCLES_FLDENV, { { 0, 0 }, { 44, 44 }, { 37, 37 }, { 1, 1 } } },
{ CYCLES_FMUL, { { 0, 0 }, { 16, 16 }, { 3, 3 }, { 1, 1 } } },
{ CYCLES_FNOP, { { 0, 0 }, { 3, 3 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_FPATAN, { { 0, 0 }, {218,218 }, {173,173 }, { 1, 1 } } },
{ CYCLES_FPREM, { { 0, 0 }, { 70, 70 }, { 16, 16 }, { 1, 1 } } },
{ CYCLES_FPREM1, { { 0, 0 }, { 72, 72 }, { 20, 20 }, { 1, 1 } } },
{ CYCLES_FPTAN, { { 0, 0 }, {200,200 }, {173,173 }, { 1, 1 } } },
{ CYCLES_FRNDINT, { { 0, 0 }, { 21, 21 }, { 9, 9 }, { 1, 1 } } },
{ CYCLES_FRSTOR, { { 0, 0 }, {131,131 }, { 75, 75 }, { 1, 1 } } },
{ CYCLES_FSAVE, { { 0, 0 }, {154,154 }, {127,127 }, { 1, 1 } } },
{ CYCLES_FSCALE, { { 0, 0 }, { 30, 30 }, { 20, 20 }, { 1, 1 } } },
{ CYCLES_FSETPM, { { 0, 0 }, { 3, 3 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_FSIN, { { 0, 0 }, {255,255 }, {126,126 }, { 1, 1 } } },
{ CYCLES_FSINCOS, { { 0, 0 }, {255,255 }, {137,137 }, { 1, 1 } } },
{ CYCLES_FSQRT, { { 0, 0 }, { 83, 83 }, { 70, 70 }, { 1, 1 } } },
{ CYCLES_FST, { { 0, 0 }, { 3, 3 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_FSTCW, { { 0, 0 }, { 3, 3 }, { 2, 2 }, { 1, 1 } } },
{ CYCLES_FSTENV, { { 0, 0 }, { 67, 67 }, { 48, 48 }, { 1, 1 } } },
{ CYCLES_FSTSW, { { 0, 0 }, { 3, 3 }, { 2, 2 }, { 1, 1 } } },
{ CYCLES_FSUB, { { 0, 0 }, { 8, 8 }, { 3, 3 }, { 1, 1 } } },
{ CYCLES_FSUBR, { { 0, 0 }, { 8, 8 }, { 3, 3 }, { 1, 1 } } },
{ CYCLES_FTST, { { 0, 0 }, { 4, 4 }, { 4, 4 }, { 1, 1 } } },
{ CYCLES_FUCOM, { { 0, 0 }, { 4, 4 }, { 4, 4 }, { 1, 1 } } },
{ CYCLES_FXAM, { { 0, 0 }, { 8, 8 }, { 21, 21 }, { 1, 1 } } },
{ CYCLES_FXCH, { { 0, 0 }, { 4, 4 }, { 1, 1 }, { 1, 1 } } },
{ CYCLES_FXTRACT, { { 0, 0 }, { 16, 16 }, { 13, 13 }, { 1, 1 } } },
{ CYCLES_FYL2X, { { 0, 0 }, {196,196 }, {111,111 }, { 1, 1 } } },
{ CYCLES_FYL2XPI, { { 0, 0 }, {171,171 }, {103,103 }, { 1, 1 } } },
{ CYCLES_CMPXCHG_REG_REG_T, { { 0, 0 }, { 6, 6 }, { 6, 6 }, { 6, 6 } } },
{ CYCLES_CMPXCHG_REG_REG_F, { { 0, 0 }, { 9, 9 }, { 9, 9 }, { 9, 9 } } },
{ CYCLES_CMPXCHG_REG_MEM_T, { { 0, 0 }, { 7, 7 }, { 7, 7 }, { 7, 7 } } },
{ CYCLES_CMPXCHG_REG_MEM_F, { { 0, 0 }, { 10, 10 }, { 10, 10 }, { 10, 10 } } },
};
#endif /* __CYCLES_H__ */
src/cpu/i386/i386.c
+868
View File
@@ -0,0 +1,868 @@
/*
Intel 386 emulator
Written by Ville Linde
Currently supports:
Intel 386
Intel 486
Intel Pentium
Cyrix MediaGX
*/
#include <string.h>
#include "driver.h"
#include "state.h"
#include "i386priv.h"
#include "i386.h"
#include "mamedbg.h"
int i386_ICount;
/* the 0.139 core stops on what it does not implement; here it is logged once */
static void i386_fatal(const char *fmt, ...)
{
static int reported;
if (!reported)
{
char buf[256];
va_list va;
va_start(va, fmt);
vsprintf(buf, fmt, va);
va_end(va);
log_cb(RETRO_LOG_ERROR, LOGPRE "%s\n", buf);
reported = 1;
}
}
/* seems to be defined on mingw-gcc */
#undef i386
int i386_parity_table[256];
MODRM_TABLE i386_MODRM_table[256];
/*************************************************************************/
#define INT_DEBUG 1
static void i386_load_protected_mode_segment(i386_state *cpustate, I386_SREG *seg )
{
UINT32 v1,v2;
UINT32 base, limit;
int entry;
if ( seg->selector & 0x4 )
{
base = cpustate->ldtr.base;
limit = cpustate->ldtr.limit;
} else {
base = cpustate->gdtr.base;
limit = cpustate->gdtr.limit;
}
if (limit == 0 || seg->selector + 7 > limit)
return;
entry = seg->selector & ~0x7;
v1 = READ32(cpustate, base + entry );
v2 = READ32(cpustate, base + entry + 4 );
seg->flags = (v2 >> 8) & 0xf0ff;
seg->base = (v2 & 0xff000000) | ((v2 & 0xff) << 16) | ((v1 >> 16) & 0xffff);
seg->limit = (v2 & 0xf0000) | (v1 & 0xffff);
if (seg->flags & 0x8000)
seg->limit = (seg->limit << 12) | 0xfff;
seg->d = (seg->flags & 0x4000) ? 1 : 0;
}
static void i386_load_segment_descriptor(i386_state *cpustate, int segment )
{
if (PROTECTED_MODE)
{
if (!V8086_MODE)
i386_load_protected_mode_segment(cpustate, &cpustate->sreg[segment] );
else
{
cpustate->sreg[segment].base = cpustate->sreg[segment].selector << 4;
cpustate->sreg[segment].limit = 0xffff;
cpustate->sreg[segment].flags = (segment == CS) ? 0x009a : 0x0092;
}
}
else
{
cpustate->sreg[segment].base = cpustate->sreg[segment].selector << 4;
if( segment == CS && !cpustate->performed_intersegment_jump )
cpustate->sreg[segment].base |= 0xfff00000;
}
}
static UINT32 get_flags(i386_state *cpustate)
{
UINT32 f = 0x2;
f |= cpustate->CF;
f |= cpustate->PF << 2;
f |= cpustate->AF << 4;
f |= cpustate->ZF << 6;
f |= cpustate->SF << 7;
f |= cpustate->TF << 8;
f |= cpustate->IF << 9;
f |= cpustate->DF << 10;
f |= cpustate->OF << 11;
f |= cpustate->IOP1 << 12;
f |= cpustate->IOP2 << 13;
f |= cpustate->NT << 14;
return (cpustate->eflags & cpustate->eflags_mask) | (f & 0xffff);
}
static void set_flags(i386_state *cpustate, UINT32 f )
{
cpustate->CF = (f & 0x1) ? 1 : 0;
cpustate->PF = (f & 0x4) ? 1 : 0;
cpustate->AF = (f & 0x10) ? 1 : 0;
cpustate->ZF = (f & 0x40) ? 1 : 0;
cpustate->SF = (f & 0x80) ? 1 : 0;
cpustate->TF = (f & 0x100) ? 1 : 0;
cpustate->IF = (f & 0x200) ? 1 : 0;
cpustate->DF = (f & 0x400) ? 1 : 0;
cpustate->OF = (f & 0x800) ? 1 : 0;
cpustate->IOP1 = (f & 0x1000) ? 1 : 0;
cpustate->IOP2 = (f & 0x2000) ? 1 : 0;
cpustate->NT = (f & 0x4000) ? 1 : 0;
cpustate->eflags = f & cpustate->eflags_mask;
}
static void sib_byte(i386_state *cpustate,UINT8 mod, UINT32* out_ea, UINT8* out_segment)
{
UINT32 ea = 0;
UINT8 segment = 0;
UINT8 scale, i, base;
UINT8 sib = FETCH(cpustate);
scale = (sib >> 6) & 0x3;
i = (sib >> 3) & 0x7;
base = sib & 0x7;
switch( base )
{
case 0: ea = REG32(EAX); segment = DS; break;
case 1: ea = REG32(ECX); segment = DS; break;
case 2: ea = REG32(EDX); segment = DS; break;
case 3: ea = REG32(EBX); segment = DS; break;
case 4: ea = REG32(ESP); segment = SS; break;
case 5:
if( mod == 0 ) {
ea = FETCH32(cpustate);
segment = DS;
} else if( mod == 1 ) {
ea = REG32(EBP);
segment = SS;
} else if( mod == 2 ) {
ea = REG32(EBP);
segment = SS;
}
break;
case 6: ea = REG32(ESI); segment = DS; break;
case 7: ea = REG32(EDI); segment = DS; break;
}
switch( i )
{
case 0: ea += REG32(EAX) * (1 << scale); break;
case 1: ea += REG32(ECX) * (1 << scale); break;
case 2: ea += REG32(EDX) * (1 << scale); break;
case 3: ea += REG32(EBX) * (1 << scale); break;
case 4: break;
case 5: ea += REG32(EBP) * (1 << scale); break;
case 6: ea += REG32(ESI) * (1 << scale); break;
case 7: ea += REG32(EDI) * (1 << scale); break;
}
*out_ea = ea;
*out_segment = segment;
}
static void modrm_to_EA(i386_state *cpustate,UINT8 mod_rm, UINT32* out_ea, UINT8* out_segment)
{
INT8 disp8;
INT16 disp16;
INT32 disp32;
UINT8 mod = (mod_rm >> 6) & 0x3;
UINT8 rm = mod_rm & 0x7;
UINT32 ea;
UINT8 segment;
if( mod_rm >= 0xc0 )
i386_fatal("i386: Called modrm_to_EA with modrm value %02X !",mod_rm);
if( cpustate->address_size ) {
switch( rm )
{
default:
case 0: ea = REG32(EAX); segment = DS; break;
case 1: ea = REG32(ECX); segment = DS; break;
case 2: ea = REG32(EDX); segment = DS; break;
case 3: ea = REG32(EBX); segment = DS; break;
case 4: sib_byte(cpustate, mod, &ea, &segment ); break;
case 5:
if( mod == 0 ) {
ea = FETCH32(cpustate); segment = DS;
} else {
ea = REG32(EBP); segment = SS;
}
break;
case 6: ea = REG32(ESI); segment = DS; break;
case 7: ea = REG32(EDI); segment = DS; break;
}
if( mod == 1 ) {
disp8 = FETCH(cpustate);
ea += (INT32)disp8;
} else if( mod == 2 ) {
disp32 = FETCH32(cpustate);
ea += disp32;
}
if( cpustate->segment_prefix )
segment = cpustate->segment_override;
*out_ea = ea;
*out_segment = segment;
} else {
switch( rm )
{
default:
case 0: ea = REG16(BX) + REG16(SI); segment = DS; break;
case 1: ea = REG16(BX) + REG16(DI); segment = DS; break;
case 2: ea = REG16(BP) + REG16(SI); segment = SS; break;
case 3: ea = REG16(BP) + REG16(DI); segment = SS; break;
case 4: ea = REG16(SI); segment = DS; break;
case 5: ea = REG16(DI); segment = DS; break;
case 6:
if( mod == 0 ) {
ea = FETCH16(cpustate); segment = DS;
} else {
ea = REG16(BP); segment = SS;
}
break;
case 7: ea = REG16(BX); segment = DS; break;
}
if( mod == 1 ) {
disp8 = FETCH(cpustate);
ea += (INT32)disp8;
} else if( mod == 2 ) {
disp16 = FETCH16(cpustate);
ea += (INT32)disp16;
}
if( cpustate->segment_prefix )
segment = cpustate->segment_override;
*out_ea = ea & 0xffff;
*out_segment = segment;
}
}
static UINT32 GetNonTranslatedEA(i386_state *cpustate,UINT8 modrm)
{
UINT8 segment;
UINT32 ea;
modrm_to_EA(cpustate, modrm, &ea, &segment );
return ea;
}
static UINT32 GetEA(i386_state *cpustate,UINT8 modrm)
{
UINT8 segment;
UINT32 ea;
modrm_to_EA(cpustate, modrm, &ea, &segment );
return i386_translate(cpustate, segment, ea );
}
static void i386_trap(i386_state *cpustate,int irq, int irq_gate)
{
/* I386 Interrupts/Traps/Faults:
*
* 0x00 Divide by zero
* 0x01 Debug exception
* 0x02 NMI
* 0x03 Int3
* 0x04 Overflow
* 0x05 Array bounds check
* 0x06 Illegal Opcode
* 0x07 FPU not available
* 0x08 Double fault
* 0x09 Coprocessor segment overrun
* 0x0a Invalid task state
* 0x0b Segment not present
* 0x0c Stack exception
* 0x0d General Protection Fault
* 0x0e Page fault
* 0x0f Reserved
* 0x10 Coprocessor error
*/
UINT32 v1, v2;
UINT32 offset;
UINT16 segment;
int entry = irq * (PROTECTED_MODE ? 8 : 4);
/* Check if IRQ is out of IDTR's bounds */
if( entry > cpustate->idtr.limit ) {
i386_fatal("I386 Interrupt: IRQ out of IDTR bounds (IRQ: %d, IDTR Limit: %d)", irq, cpustate->idtr.limit);
}
if( !(PROTECTED_MODE) )
{
/* 16-bit */
PUSH16(cpustate, get_flags(cpustate) & 0xffff );
PUSH16(cpustate, cpustate->sreg[CS].selector );
PUSH16(cpustate, cpustate->eip );
cpustate->sreg[CS].selector = READ16(cpustate, cpustate->idtr.base + entry + 2 );
cpustate->eip = READ16(cpustate, cpustate->idtr.base + entry );
/* Interrupts that vector through either interrupt gates or trap gates cause TF */
/* (the trap flag) to be reset after the current value of TF is saved on the stack as part of EFLAGS. */
cpustate->TF = 0;
if (irq_gate)
{
cpustate->IF = 0;
}
}
else
{
int type;
/* 32-bit */
v1 = READ32(cpustate, cpustate->idtr.base + entry );
v2 = READ32(cpustate, cpustate->idtr.base + entry + 4 );
offset = (v2 & 0xffff0000) | (v1 & 0xffff);
segment = (v1 >> 16) & 0xffff;
type = (v2>>8) & 0x1F;
if(type != 0x0e && type != 0x0f) /* if not 386 interrupt or trap gate */
{
PUSH16(cpustate, get_flags(cpustate) & 0xffff );
PUSH16(cpustate, cpustate->sreg[CS].selector );
PUSH16(cpustate, cpustate->eip );
}
else
{
PUSH32(cpustate, get_flags(cpustate) & 0x00fcffff );
PUSH32(cpustate, cpustate->sreg[CS].selector );
PUSH32(cpustate, cpustate->eip );
}
cpustate->sreg[CS].selector = segment;
cpustate->eip = offset;
/* Interrupts that vector through either interrupt gates or trap gates cause TF */
/* (the trap flag) to be reset after the current value of TF is saved on the stack as part of EFLAGS. */
if ((type == 14) || (type==15))
cpustate->TF = 0;
if (type == 14)
{
cpustate->IF = 0;
}
}
i386_load_segment_descriptor(cpustate,CS);
CHANGE_PC(cpustate,cpustate->eip);
}
static void i386_check_irq_line(i386_state *cpustate)
{
/* Check if the interrupts are enabled */
if ( (cpustate->irq_state) && cpustate->IF )
{
i386_ICount -= 2;
i386_trap(cpustate,cpustate->irq_callback(0), 1);
}
}
#include "cycles.h"
static UINT8 *cycle_table_rm[X86_NUM_CPUS];
static UINT8 *cycle_table_pm[X86_NUM_CPUS];
#define CYCLES_NUM(x) (i386_ICount -= (x))
static INLINE void CYCLES(i386_state *cpustate,int x)
{
if (PROTECTED_MODE)
{
i386_ICount -= cpustate->cycle_table_pm[x];
}
else
{
i386_ICount -= cpustate->cycle_table_rm[x];
}
}
static INLINE void CYCLES_RM(i386_state *cpustate,int modrm, int r, int m)
{
if (modrm >= 0xc0)
{
if (PROTECTED_MODE)
{
i386_ICount -= cpustate->cycle_table_pm[r];
}
else
{
i386_ICount -= cpustate->cycle_table_rm[r];
}
}
else
{
if (PROTECTED_MODE)
{
i386_ICount -= cpustate->cycle_table_pm[m];
}
else
{
i386_ICount -= cpustate->cycle_table_rm[m];
}
}
}
static UINT8 cycle_tables[X86_NUM_CPUS][2][CYCLES_NUM_OPCODES];
static void build_cycle_table(void)
{
int i, j;
for (j=0; j < X86_NUM_CPUS; j++)
{
cycle_table_rm[j] = cycle_tables[j][0];
cycle_table_pm[j] = cycle_tables[j][1];
for (i=0; i < sizeof(x86_cycle_table)/sizeof(X86_CYCLE_TABLE); i++)
{
int opcode = x86_cycle_table[i].op;
cycle_table_rm[j][opcode] = x86_cycle_table[i].cpu_cycles[j][0];
cycle_table_pm[j][opcode] = x86_cycle_table[i].cpu_cycles[j][1];
}
}
}
/* Forward declarations */
static void I386OP(decode_opcode)(i386_state *cpustate);
static void I386OP(decode_two_byte)(i386_state *cpustate);
#include "i386ops.c"
#include "i386op16.c"
#include "i386op32.c"
#include "i486ops.c"
#include "pentops.c"
#include "x87ops.c"
#include "i386ops.h"
static void I386OP(decode_opcode)(i386_state *cpustate)
{
cpustate->opcode = FETCH(cpustate);
if( cpustate->operand_size )
cpustate->opcode_table1_32[cpustate->opcode](cpustate);
else
cpustate->opcode_table1_16[cpustate->opcode](cpustate);
}
/* Two-byte opcode prefix */
static void I386OP(decode_two_byte)(i386_state *cpustate)
{
cpustate->opcode = FETCH(cpustate);
if( cpustate->operand_size )
cpustate->opcode_table2_32[cpustate->opcode](cpustate);
else
cpustate->opcode_table2_16[cpustate->opcode](cpustate);
}
/*************************************************************************/
static void build_opcode_table(i386_state *cpustate, UINT32 features)
{
int i;
for (i=0; i < 256; i++)
{
cpustate->opcode_table1_16[i] = I386OP(invalid);
cpustate->opcode_table1_32[i] = I386OP(invalid);
cpustate->opcode_table2_16[i] = I386OP(invalid);
cpustate->opcode_table2_32[i] = I386OP(invalid);
}
for (i=0; i < sizeof(x86_opcode_table)/sizeof(X86_OPCODE); i++)
{
const X86_OPCODE *op = &x86_opcode_table[i];
if ((op->flags & features))
{
if (op->flags & OP_2BYTE)
{
cpustate->opcode_table2_32[op->opcode] = op->handler32;
cpustate->opcode_table2_16[op->opcode] = op->handler16;
}
else
{
cpustate->opcode_table1_32[op->opcode] = op->handler32;
cpustate->opcode_table1_16[op->opcode] = op->handler16;
}
}
}
}
/*************************************************************************
The interface of the CPU core (MAME 0.78 style): one context, copied
in and out by the CPU switch
*************************************************************************/
static i386_state I;
static void i386_postload(void)
{
i386_state *cpustate = &I;
int i;
for (i = 0; i < 6; i++)
i386_load_segment_descriptor(cpustate,i);
CHANGE_PC(cpustate,cpustate->eip);
}
/* the fast memory regions of the driver */
static struct
{
UINT32 start, end;
UINT8 *base;
int flags;
} i386_fastmem[I386_FASTMEM_MAX];
static int i386_fastmem_count;
void i386_set_fastmem(UINT32 start, UINT32 end, UINT8 *base, int flags)
{
if (i386_fastmem_count < I386_FASTMEM_MAX)
{
i386_fastmem[i386_fastmem_count].start = start;
i386_fastmem[i386_fastmem_count].end = end;
i386_fastmem[i386_fastmem_count].base = base;
i386_fastmem[i386_fastmem_count].flags = flags;
i386_fastmem_count++;
}
/* empty the caches */
memset(I.fast_size, 0, sizeof(I.fast_size));
}
/* a miss of the cache: the region of the address, cached; NULL if none */
static UINT8 *i386_fast_lookup(i386_state *cpustate, UINT32 address, UINT32 len, int kind)
{
int i;
for (i = 0; i < i386_fastmem_count; i++)
{
if ((i386_fastmem[i].flags & (1 << kind)) && address >= i386_fastmem[i].start &&
address <= i386_fastmem[i].end && i386_fastmem[i].end - address >= len - 1)
{
cpustate->fast_start[kind] = i386_fastmem[i].start;
cpustate->fast_size[kind] = i386_fastmem[i].end - i386_fastmem[i].start + 1;
cpustate->fast_base[kind] = i386_fastmem[i].base;
return i386_fastmem[i].base + (address - i386_fastmem[i].start);
}
}
return NULL;
}
void i386_init(void)
{
int i, j;
static const int regs8[8] = {AL,CL,DL,BL,AH,CH,DH,BH};
static const int regs16[8] = {AX,CX,DX,BX,SP,BP,SI,DI};
static const int regs32[8] = {EAX,ECX,EDX,EBX,ESP,EBP,ESI,EDI};
int cpu = cpu_getactivecpu();
i386_state *cpustate = &I;
static const char *const sregname[6] = { "es", "cs", "ss", "ds", "fs", "gs" };
i386_fastmem_count = 0;
memset(I.fast_size, 0, sizeof(I.fast_size));
build_cycle_table();
for( i=0; i < 256; i++ ) {
int c=0;
for( j=0; j < 8; j++ ) {
if( i & (1 << j) )
c++;
}
i386_parity_table[i] = ~(c & 0x1) & 0x1;
}
for( i=0; i < 256; i++ ) {
i386_MODRM_table[i].reg.b = regs8[(i >> 3) & 0x7];
i386_MODRM_table[i].reg.w = regs16[(i >> 3) & 0x7];
i386_MODRM_table[i].reg.d = regs32[(i >> 3) & 0x7];
i386_MODRM_table[i].rm.b = regs8[i & 0x7];
i386_MODRM_table[i].rm.w = regs16[i & 0x7];
i386_MODRM_table[i].rm.d = regs32[i & 0x7];
}
state_save_register_UINT32("i386", cpu, "reg", cpustate->reg.d, 8);
for (i = 0; i < 6; i++)
{
char name[16];
sprintf(name, "%s_sel", sregname[i]);
state_save_register_UINT16("i386", cpu, name, &cpustate->sreg[i].selector, 1);
sprintf(name, "%s_flags", sregname[i]);
state_save_register_UINT16("i386", cpu, name, &cpustate->sreg[i].flags, 1);
sprintf(name, "%s_base", sregname[i]);
state_save_register_UINT32("i386", cpu, name, &cpustate->sreg[i].base, 1);
sprintf(name, "%s_limit", sregname[i]);
state_save_register_UINT32("i386", cpu, name, &cpustate->sreg[i].limit, 1);
sprintf(name, "%s_d", sregname[i]);
state_save_register_int("i386", cpu, name, &cpustate->sreg[i].d);
}
state_save_register_UINT32("i386", cpu, "eip", &cpustate->eip, 1);
state_save_register_UINT32("i386", cpu, "pc", &cpustate->pc, 1);
state_save_register_UINT32("i386", cpu, "prev_eip", &cpustate->prev_eip, 1);
state_save_register_UINT32("i386", cpu, "eflags", &cpustate->eflags, 1);
state_save_register_UINT32("i386", cpu, "eflags_mask", &cpustate->eflags_mask, 1);
state_save_register_UINT8("i386", cpu, "CF", &cpustate->CF, 1);
state_save_register_UINT8("i386", cpu, "DF", &cpustate->DF, 1);
state_save_register_UINT8("i386", cpu, "SF", &cpustate->SF, 1);
state_save_register_UINT8("i386", cpu, "OF", &cpustate->OF, 1);
state_save_register_UINT8("i386", cpu, "ZF", &cpustate->ZF, 1);
state_save_register_UINT8("i386", cpu, "PF", &cpustate->PF, 1);
state_save_register_UINT8("i386", cpu, "AF", &cpustate->AF, 1);
state_save_register_UINT8("i386", cpu, "IF", &cpustate->IF, 1);
state_save_register_UINT8("i386", cpu, "TF", &cpustate->TF, 1);
state_save_register_UINT8("i386", cpu, "IOP1", &cpustate->IOP1, 1);
state_save_register_UINT8("i386", cpu, "IOP2", &cpustate->IOP2, 1);
state_save_register_UINT8("i386", cpu, "NT", &cpustate->NT, 1);
state_save_register_UINT32("i386", cpu, "cr", cpustate->cr, 5);
state_save_register_UINT32("i386", cpu, "dr", cpustate->dr, 8);
state_save_register_UINT32("i386", cpu, "tr", cpustate->tr, 8);
state_save_register_UINT32("i386", cpu, "idtr_base", &cpustate->idtr.base, 1);
state_save_register_UINT16("i386", cpu, "idtr_limit", &cpustate->idtr.limit, 1);
state_save_register_UINT32("i386", cpu, "gdtr_base", &cpustate->gdtr.base, 1);
state_save_register_UINT16("i386", cpu, "gdtr_limit", &cpustate->gdtr.limit, 1);
state_save_register_UINT32("i386", cpu, "task_base", &cpustate->task.base, 1);
state_save_register_UINT16("i386", cpu, "task_segment", &cpustate->task.segment, 1);
state_save_register_UINT32("i386", cpu, "task_limit", &cpustate->task.limit, 1);
state_save_register_UINT16("i386", cpu, "task_flags", &cpustate->task.flags, 1);
state_save_register_UINT32("i386", cpu, "ldtr_base", &cpustate->ldtr.base, 1);
state_save_register_UINT16("i386", cpu, "ldtr_segment", &cpustate->ldtr.segment, 1);
state_save_register_UINT32("i386", cpu, "ldtr_limit", &cpustate->ldtr.limit, 1);
state_save_register_UINT16("i386", cpu, "ldtr_flags", &cpustate->ldtr.flags, 1);
state_save_register_int("i386", cpu, "halted", &cpustate->halted);
state_save_register_UINT8("i386", cpu, "irq_state", &cpustate->irq_state, 1);
state_save_register_UINT8("i386", cpu, "performed_intersegment_jump", &cpustate->performed_intersegment_jump, 1);
state_save_register_UINT32("i386", cpu, "a20_mask", &cpustate->a20_mask, 1);
state_save_register_func_postload(i386_postload);
}
void i386_reset(void *param)
{
i386_state *cpustate = &I;
int (*save_irqcallback)(int);
save_irqcallback = cpustate->irq_callback;
memset( cpustate, 0, sizeof(*cpustate) );
cpustate->irq_callback = save_irqcallback;
cpustate->sreg[CS].selector = 0xf000;
cpustate->sreg[CS].base = 0xffff0000;
cpustate->sreg[CS].limit = 0xffff;
cpustate->sreg[DS].base = cpustate->sreg[ES].base = cpustate->sreg[FS].base = cpustate->sreg[GS].base = cpustate->sreg[SS].base = 0x00000000;
cpustate->sreg[DS].limit = cpustate->sreg[ES].limit = cpustate->sreg[FS].limit = cpustate->sreg[GS].limit = cpustate->sreg[SS].limit = 0xffff;
cpustate->sreg[DS].flags = cpustate->sreg[ES].flags = cpustate->sreg[FS].flags = cpustate->sreg[GS].flags = cpustate->sreg[SS].flags = 0x0092;
cpustate->idtr.base = 0;
cpustate->idtr.limit = 0x3ff;
cpustate->a20_mask = ~0;
cpustate->cr[0] = 0x7ffffff0; /* reserved bits set to 1 */
cpustate->eflags = 0;
cpustate->eflags_mask = 0x00030000;
cpustate->eip = 0xfff0;
/* Family 3 (386), Model 0 (DX), Stepping 8 (D1) */
REG32(EAX) = 0;
REG32(EDX) = (3 << 8) | (0 << 4) | (8);
build_opcode_table(cpustate, OP_I386);
cpustate->cycle_table_rm = cycle_table_rm[CPU_CYCLES_I386];
cpustate->cycle_table_pm = cycle_table_pm[CPU_CYCLES_I386];
CHANGE_PC(cpustate,cpustate->eip);
}
void i386_exit(void)
{
}
int i386_execute(int cycles)
{
i386_state *cpustate = &I;
i386_ICount = cycles;
cpustate->base_cycles = cycles;
CHANGE_PC(cpustate,cpustate->eip);
if (cpustate->halted)
{
cpustate->tsc += cycles;
i386_ICount = 0;
return cycles;
}
while( i386_ICount > 0 )
{
cpustate->operand_size = cpustate->sreg[CS].d;
cpustate->address_size = cpustate->sreg[CS].d;
cpustate->segment_prefix = 0;
cpustate->prev_eip = cpustate->eip;
CALL_MAME_DEBUG;
i386_check_irq_line(cpustate);
I386OP(decode_opcode)(cpustate);
}
cpustate->tsc += (cycles - i386_ICount);
return cycles - i386_ICount;
}
unsigned i386_get_context(void *dst)
{
if (dst)
*(i386_state *)dst = I;
return sizeof(i386_state);
}
void i386_set_context(void *src)
{
if (src)
I = *(i386_state *)src;
}
unsigned i386_get_reg(int regnum)
{
i386_state *cpustate = &I;
switch (regnum)
{
case REG_PC: return cpustate->pc;
case REG_PREVIOUSPC: return cpustate->sreg[CS].base + cpustate->prev_eip;
case REG_SP: return cpustate->sreg[SS].base + REG32(ESP);
case I386_EIP: return cpustate->eip;
case I386_EAX: return REG32(EAX);
case I386_EBX: return REG32(EBX);
case I386_ECX: return REG32(ECX);
case I386_EDX: return REG32(EDX);
case I386_ESI: return REG32(ESI);
case I386_EDI: return REG32(EDI);
case I386_EBP: return REG32(EBP);
case I386_ESP: return REG32(ESP);
case I386_EFLAGS: return get_flags(cpustate);
case I386_CS: return cpustate->sreg[CS].selector;
case I386_SS: return cpustate->sreg[SS].selector;
case I386_DS: return cpustate->sreg[DS].selector;
case I386_ES: return cpustate->sreg[ES].selector;
case I386_FS: return cpustate->sreg[FS].selector;
case I386_GS: return cpustate->sreg[GS].selector;
case I386_CR0: return cpustate->cr[0];
}
return 0;
}
void i386_set_reg(int regnum, unsigned val)
{
i386_state *cpustate = &I;
switch (regnum)
{
case REG_PC:
cpustate->eip = val - cpustate->sreg[CS].base;
CHANGE_PC(cpustate,cpustate->eip);
break;
case REG_SP: REG32(ESP) = val - cpustate->sreg[SS].base; break;
case I386_EIP: cpustate->eip = val; CHANGE_PC(cpustate,cpustate->eip); break;
case I386_EAX: REG32(EAX) = val; break;
case I386_EBX: REG32(EBX) = val; break;
case I386_ECX: REG32(ECX) = val; break;
case I386_EDX: REG32(EDX) = val; break;
case I386_ESI: REG32(ESI) = val; break;
case I386_EDI: REG32(EDI) = val; break;
case I386_EBP: REG32(EBP) = val; break;
case I386_ESP: REG32(ESP) = val; break;
case I386_EFLAGS: set_flags(cpustate, val); break;
}
}
void i386_set_irq_line(int irqline, int state)
{
i386_state *cpustate = &I;
if (state != CLEAR_LINE && cpustate->halted)
{
cpustate->halted = 0;
}
if ( irqline == IRQ_LINE_NMI )
{
/* NMI (I do not think that this is 100% right) */
if ( state )
i386_trap(cpustate,2, 1);
}
else if ( irqline == I386_INPUT_LINE_A20 )
{
cpustate->a20_mask = state ? ~0 : ~(1 << 20);
}
else
{
cpustate->irq_state = state;
}
}
void i386_set_irq_callback(int (*callback)(int irqline))
{
I.irq_callback = callback;
}
const char *i386_info(void *context, int regnum)
{
static char buffer[16][47+1];
static int which = 0;
i386_state *r = context ? (i386_state *)context : &I;
which = (which + 1) % 16;
buffer[which][0] = '\0';
switch( regnum )
{
case CPU_INFO_REG+I386_EIP: sprintf(buffer[which], "EIP:%08X", r->eip); break;
case CPU_INFO_REG+I386_EAX: sprintf(buffer[which], "EAX:%08X", r->reg.d[EAX]); break;
case CPU_INFO_REG+I386_EBX: sprintf(buffer[which], "EBX:%08X", r->reg.d[EBX]); break;
case CPU_INFO_REG+I386_ECX: sprintf(buffer[which], "ECX:%08X", r->reg.d[ECX]); break;
case CPU_INFO_REG+I386_EDX: sprintf(buffer[which], "EDX:%08X", r->reg.d[EDX]); break;
case CPU_INFO_REG+I386_ESI: sprintf(buffer[which], "ESI:%08X", r->reg.d[ESI]); break;
case CPU_INFO_REG+I386_EDI: sprintf(buffer[which], "EDI:%08X", r->reg.d[EDI]); break;
case CPU_INFO_REG+I386_EBP: sprintf(buffer[which], "EBP:%08X", r->reg.d[EBP]); break;
case CPU_INFO_REG+I386_ESP: sprintf(buffer[which], "ESP:%08X", r->reg.d[ESP]); break;
case CPU_INFO_FLAGS: sprintf(buffer[which], "%08X", r->eflags); break;
case CPU_INFO_NAME: return "I386";
case CPU_INFO_FAMILY: return "Intel 386";
case CPU_INFO_VERSION: return "1.0";
case CPU_INFO_FILE: return __FILE__;
case CPU_INFO_CREDITS: return "Copyright Ville Linde";
}
return buffer[which];
}
unsigned i386_dasm(char *buffer, unsigned pc)
{
sprintf(buffer, "$%02X", cpu_readmem32ledw(pc));
return 1;
}
src/cpu/i386/i386.h
+39
View File
@@ -0,0 +1,39 @@
/***************************************************************************
Intel 386 emulator (Ville Linde), from MAME 0.139
***************************************************************************/
#ifndef I386INTF_H
#define I386INTF_H
#include "cpuintrf.h"
/* the A20 gate, as an input line */
#define I386_INPUT_LINE_A20 1
extern int i386_ICount;
/* the fast memory: a range of plain RAM or ROM at base, which the CPU */
/* fetches, reads or writes directly (flags), without the memory handlers; */
/* set from DRIVER_INIT, emptied at the CPU init. Little endian hosts only */
#define I386_FASTMEM_MAX 8
#define I386_FASTMEM_FETCH 1
#define I386_FASTMEM_READ 2
#define I386_FASTMEM_WRITE 4
void i386_set_fastmem(UINT32 start, UINT32 end, UINT8 *base, int flags);
void i386_init(void);
void i386_reset(void *param);
void i386_exit(void);
int i386_execute(int cycles);
unsigned i386_get_context(void *dst);
void i386_set_context(void *src);
unsigned i386_get_reg(int regnum);
void i386_set_reg(int regnum, unsigned val);
void i386_set_irq_line(int irqline, int state);
void i386_set_irq_callback(int (*callback)(int irqline));
const char *i386_info(void *context, int regnum);
unsigned i386_dasm(char *buffer, unsigned pc);
#endif
src/cpu/i386/i386op16.c
+3257
View File
File diff suppressed because it is too large. Load diff
src/cpu/i386/i386op32.c
+3066
View File
File diff suppressed because it is too large. Load diff
src/cpu/i386/i386ops.c
+2367
View File
File diff suppressed because it is too large. Load diff
src/cpu/i386/i386ops.h
+377
View File
@@ -0,0 +1,377 @@
typedef struct {
UINT8 opcode;
UINT32 flags;
void (*handler16)(i386_state *cpustate);
void (*handler32)(i386_state *cpustate);
} X86_OPCODE;
#define OP_I386 0x1
#define OP_FPU 0x2
#define OP_I486 0x4
#define OP_PENTIUM 0x8
#define OP_MMX 0x10
#define OP_PPRO 0x20
#define OP_SSE 0x40
#define OP_SSE2 0x80
#define OP_SSE3 0x100
#define OP_CYRIX 0x8000
#define OP_2BYTE 0x80000000
static const X86_OPCODE x86_opcode_table[] =
{
/* Opcode Flags 16-bit handler 32-bit handler */
{ 0x00, OP_I386, I386OP(add_rm8_r8), I386OP(add_rm8_r8), },
{ 0x01, OP_I386, I386OP(add_rm16_r16), I386OP(add_rm32_r32), },
{ 0x02, OP_I386, I386OP(add_r8_rm8), I386OP(add_r8_rm8), },
{ 0x03, OP_I386, I386OP(add_r16_rm16), I386OP(add_r32_rm32), },
{ 0x04, OP_I386, I386OP(add_al_i8), I386OP(add_al_i8), },
{ 0x05, OP_I386, I386OP(add_ax_i16), I386OP(add_eax_i32), },
{ 0x06, OP_I386, I386OP(push_es16), I386OP(push_es32), },
{ 0x07, OP_I386, I386OP(pop_es16), I386OP(pop_es32), },
{ 0x08, OP_I386, I386OP(or_rm8_r8), I386OP(or_rm8_r8), },
{ 0x09, OP_I386, I386OP(or_rm16_r16), I386OP(or_rm32_r32), },
{ 0x0A, OP_I386, I386OP(or_r8_rm8), I386OP(or_r8_rm8), },
{ 0x0B, OP_I386, I386OP(or_r16_rm16), I386OP(or_r32_rm32), },
{ 0x0C, OP_I386, I386OP(or_al_i8), I386OP(or_al_i8), },
{ 0x0D, OP_I386, I386OP(or_ax_i16), I386OP(or_eax_i32), },
{ 0x0E, OP_I386, I386OP(push_cs16), I386OP(push_cs32), },
{ 0x0F, OP_I386, I386OP(decode_two_byte), I386OP(decode_two_byte), },
{ 0x10, OP_I386, I386OP(adc_rm8_r8), I386OP(adc_rm8_r8), },
{ 0x11, OP_I386, I386OP(adc_rm16_r16), I386OP(adc_rm32_r32), },
{ 0x12, OP_I386, I386OP(adc_r8_rm8), I386OP(adc_r8_rm8), },
{ 0x13, OP_I386, I386OP(adc_r16_rm16), I386OP(adc_r32_rm32), },
{ 0x14, OP_I386, I386OP(adc_al_i8), I386OP(adc_al_i8), },
{ 0x15, OP_I386, I386OP(adc_ax_i16), I386OP(adc_eax_i32), },
{ 0x16, OP_I386, I386OP(push_ss16), I386OP(push_ss32), },
{ 0x17, OP_I386, I386OP(pop_ss16), I386OP(pop_ss32), },
{ 0x18, OP_I386, I386OP(sbb_rm8_r8), I386OP(sbb_rm8_r8), },
{ 0x19, OP_I386, I386OP(sbb_rm16_r16), I386OP(sbb_rm32_r32), },
{ 0x1A, OP_I386, I386OP(sbb_r8_rm8), I386OP(sbb_r8_rm8), },
{ 0x1B, OP_I386, I386OP(sbb_r16_rm16), I386OP(sbb_r32_rm32), },
{ 0x1C, OP_I386, I386OP(sbb_al_i8), I386OP(sbb_al_i8), },
{ 0x1D, OP_I386, I386OP(sbb_ax_i16), I386OP(sbb_eax_i32), },
{ 0x1E, OP_I386, I386OP(push_ds16), I386OP(push_ds32), },
{ 0x1F, OP_I386, I386OP(pop_ds16), I386OP(pop_ds32), },
{ 0x20, OP_I386, I386OP(and_rm8_r8), I386OP(and_rm8_r8), },
{ 0x21, OP_I386, I386OP(and_rm16_r16), I386OP(and_rm32_r32), },
{ 0x22, OP_I386, I386OP(and_r8_rm8), I386OP(and_r8_rm8), },
{ 0x23, OP_I386, I386OP(and_r16_rm16), I386OP(and_r32_rm32), },
{ 0x24, OP_I386, I386OP(and_al_i8), I386OP(and_al_i8), },
{ 0x25, OP_I386, I386OP(and_ax_i16), I386OP(and_eax_i32), },
{ 0x26, OP_I386, I386OP(segment_ES), I386OP(segment_ES), },
{ 0x27, OP_I386, I386OP(daa), I386OP(daa), },
{ 0x28, OP_I386, I386OP(sub_rm8_r8), I386OP(sub_rm8_r8), },
{ 0x29, OP_I386, I386OP(sub_rm16_r16), I386OP(sub_rm32_r32), },
{ 0x2A, OP_I386, I386OP(sub_r8_rm8), I386OP(sub_r8_rm8), },
{ 0x2B, OP_I386, I386OP(sub_r16_rm16), I386OP(sub_r32_rm32), },
{ 0x2C, OP_I386, I386OP(sub_al_i8), I386OP(sub_al_i8), },
{ 0x2D, OP_I386, I386OP(sub_ax_i16), I386OP(sub_eax_i32), },
{ 0x2E, OP_I386, I386OP(segment_CS), I386OP(segment_CS), },
{ 0x2F, OP_I386, I386OP(das), I386OP(das), },
{ 0x30, OP_I386, I386OP(xor_rm8_r8), I386OP(xor_rm8_r8), },
{ 0x31, OP_I386, I386OP(xor_rm16_r16), I386OP(xor_rm32_r32), },
{ 0x32, OP_I386, I386OP(xor_r8_rm8), I386OP(xor_r8_rm8), },
{ 0x33, OP_I386, I386OP(xor_r16_rm16), I386OP(xor_r32_rm32), },
{ 0x34, OP_I386, I386OP(xor_al_i8), I386OP(xor_al_i8), },
{ 0x35, OP_I386, I386OP(xor_ax_i16), I386OP(xor_eax_i32), },
{ 0x36, OP_I386, I386OP(segment_SS), I386OP(segment_SS), },
{ 0x37, OP_I386, I386OP(aaa), I386OP(aaa), },
{ 0x38, OP_I386, I386OP(cmp_rm8_r8), I386OP(cmp_rm8_r8), },
{ 0x39, OP_I386, I386OP(cmp_rm16_r16), I386OP(cmp_rm32_r32), },
{ 0x3A, OP_I386, I386OP(cmp_r8_rm8), I386OP(cmp_r8_rm8), },
{ 0x3B, OP_I386, I386OP(cmp_r16_rm16), I386OP(cmp_r32_rm32), },
{ 0x3C, OP_I386, I386OP(cmp_al_i8), I386OP(cmp_al_i8), },
{ 0x3D, OP_I386, I386OP(cmp_ax_i16), I386OP(cmp_eax_i32), },
{ 0x3E, OP_I386, I386OP(segment_DS), I386OP(segment_DS), },
{ 0x3F, OP_I386, I386OP(aas), I386OP(aas), },
{ 0x40, OP_I386, I386OP(inc_ax), I386OP(inc_eax), },
{ 0x41, OP_I386, I386OP(inc_cx), I386OP(inc_ecx), },
{ 0x42, OP_I386, I386OP(inc_dx), I386OP(inc_edx), },
{ 0x43, OP_I386, I386OP(inc_bx), I386OP(inc_ebx), },
{ 0x44, OP_I386, I386OP(inc_sp), I386OP(inc_esp), },
{ 0x45, OP_I386, I386OP(inc_bp), I386OP(inc_ebp), },
{ 0x46, OP_I386, I386OP(inc_si), I386OP(inc_esi), },
{ 0x47, OP_I386, I386OP(inc_di), I386OP(inc_edi), },
{ 0x48, OP_I386, I386OP(dec_ax), I386OP(dec_eax), },
{ 0x49, OP_I386, I386OP(dec_cx), I386OP(dec_ecx), },
{ 0x4A, OP_I386, I386OP(dec_dx), I386OP(dec_edx), },
{ 0x4B, OP_I386, I386OP(dec_bx), I386OP(dec_ebx), },
{ 0x4C, OP_I386, I386OP(dec_sp), I386OP(dec_esp), },
{ 0x4D, OP_I386, I386OP(dec_bp), I386OP(dec_ebp), },
{ 0x4E, OP_I386, I386OP(dec_si), I386OP(dec_esi), },
{ 0x4F, OP_I386, I386OP(dec_di), I386OP(dec_edi), },
{ 0x50, OP_I386, I386OP(push_ax), I386OP(push_eax), },
{ 0x51, OP_I386, I386OP(push_cx), I386OP(push_ecx), },
{ 0x52, OP_I386, I386OP(push_dx), I386OP(push_edx), },
{ 0x53, OP_I386, I386OP(push_bx), I386OP(push_ebx), },
{ 0x54, OP_I386, I386OP(push_sp), I386OP(push_esp), },
{ 0x55, OP_I386, I386OP(push_bp), I386OP(push_ebp), },
{ 0x56, OP_I386, I386OP(push_si), I386OP(push_esi), },
{ 0x57, OP_I386, I386OP(push_di), I386OP(push_edi), },
{ 0x58, OP_I386, I386OP(pop_ax), I386OP(pop_eax), },
{ 0x59, OP_I386, I386OP(pop_cx), I386OP(pop_ecx), },
{ 0x5A, OP_I386, I386OP(pop_dx), I386OP(pop_edx), },
{ 0x5B, OP_I386, I386OP(pop_bx), I386OP(pop_ebx), },
{ 0x5C, OP_I386, I386OP(pop_sp), I386OP(pop_esp), },
{ 0x5D, OP_I386, I386OP(pop_bp), I386OP(pop_ebp), },
{ 0x5E, OP_I386, I386OP(pop_si), I386OP(pop_esi), },
{ 0x5F, OP_I386, I386OP(pop_di), I386OP(pop_edi), },
{ 0x60, OP_I386, I386OP(pusha), I386OP(pushad), },
{ 0x61, OP_I386, I386OP(popa), I386OP(popad), },
{ 0x62, OP_I386, I386OP(bound_r16_m16_m16), I386OP(bound_r32_m32_m32), },
{ 0x63, OP_I386, I386OP(arpl), I386OP(arpl), },
{ 0x64, OP_I386, I386OP(segment_FS), I386OP(segment_FS), },
{ 0x65, OP_I386, I386OP(segment_GS), I386OP(segment_GS), },
{ 0x66, OP_I386, I386OP(operand_size), I386OP(operand_size), },
{ 0x67, OP_I386, I386OP(address_size), I386OP(address_size), },
{ 0x68, OP_I386, I386OP(push_i16), I386OP(push_i32), },
{ 0x69, OP_I386, I386OP(imul_r16_rm16_i16), I386OP(imul_r32_rm32_i32), },
{ 0x6A, OP_I386, I386OP(push_i8), I386OP(push_i8), },
{ 0x6B, OP_I386, I386OP(imul_r16_rm16_i8), I386OP(imul_r32_rm32_i8), },
{ 0x6C, OP_I386, I386OP(insb), I386OP(insb), },
{ 0x6D, OP_I386, I386OP(insw), I386OP(insd), },
{ 0x6E, OP_I386, I386OP(outsb), I386OP(outsb), },
{ 0x6F, OP_I386, I386OP(outsw), I386OP(outsd), },
{ 0x70, OP_I386, I386OP(jo_rel8), I386OP(jo_rel8), },
{ 0x71, OP_I386, I386OP(jno_rel8), I386OP(jno_rel8), },
{ 0x72, OP_I386, I386OP(jc_rel8), I386OP(jc_rel8), },
{ 0x73, OP_I386, I386OP(jnc_rel8), I386OP(jnc_rel8), },
{ 0x74, OP_I386, I386OP(jz_rel8), I386OP(jz_rel8), },
{ 0x75, OP_I386, I386OP(jnz_rel8), I386OP(jnz_rel8), },
{ 0x76, OP_I386, I386OP(jbe_rel8), I386OP(jbe_rel8), },
{ 0x77, OP_I386, I386OP(ja_rel8), I386OP(ja_rel8), },
{ 0x78, OP_I386, I386OP(js_rel8), I386OP(js_rel8), },
{ 0x79, OP_I386, I386OP(jns_rel8), I386OP(jns_rel8), },
{ 0x7A, OP_I386, I386OP(jp_rel8), I386OP(jp_rel8), },
{ 0x7B, OP_I386, I386OP(jnp_rel8), I386OP(jnp_rel8), },
{ 0x7C, OP_I386, I386OP(jl_rel8), I386OP(jl_rel8), },
{ 0x7D, OP_I386, I386OP(jge_rel8), I386OP(jge_rel8), },
{ 0x7E, OP_I386, I386OP(jle_rel8), I386OP(jle_rel8), },
{ 0x7F, OP_I386, I386OP(jg_rel8), I386OP(jg_rel8), },
{ 0x80, OP_I386, I386OP(group80_8), I386OP(group80_8), },
{ 0x81, OP_I386, I386OP(group81_16), I386OP(group81_32), },
{ 0x82, OP_I386, I386OP(group80_8), I386OP(group80_8), },
{ 0x83, OP_I386, I386OP(group83_16), I386OP(group83_32), },
{ 0x84, OP_I386, I386OP(test_rm8_r8), I386OP(test_rm8_r8), },
{ 0x85, OP_I386, I386OP(test_rm16_r16), I386OP(test_rm32_r32), },
{ 0x86, OP_I386, I386OP(xchg_r8_rm8), I386OP(xchg_r8_rm8), },
{ 0x87, OP_I386, I386OP(xchg_r16_rm16), I386OP(xchg_r32_rm32), },
{ 0x88, OP_I386, I386OP(mov_rm8_r8), I386OP(mov_rm8_r8), },
{ 0x89, OP_I386, I386OP(mov_rm16_r16), I386OP(mov_rm32_r32), },
{ 0x8A, OP_I386, I386OP(mov_r8_rm8), I386OP(mov_r8_rm8), },
{ 0x8B, OP_I386, I386OP(mov_r16_rm16), I386OP(mov_r32_rm32), },
{ 0x8C, OP_I386, I386OP(mov_rm16_sreg), I386OP(mov_rm16_sreg), },
{ 0x8D, OP_I386, I386OP(lea16), I386OP(lea32), },
{ 0x8E, OP_I386, I386OP(mov_sreg_rm16), I386OP(mov_sreg_rm16), },
{ 0x8F, OP_I386, I386OP(pop_rm16), I386OP(pop_rm32), },
{ 0x90, OP_I386, I386OP(nop), I386OP(nop), },
{ 0x91, OP_I386, I386OP(xchg_ax_cx), I386OP(xchg_eax_ecx), },
{ 0x92, OP_I386, I386OP(xchg_ax_dx), I386OP(xchg_eax_edx), },
{ 0x93, OP_I386, I386OP(xchg_ax_bx), I386OP(xchg_eax_ebx), },
{ 0x94, OP_I386, I386OP(xchg_ax_sp), I386OP(xchg_eax_esp), },
{ 0x95, OP_I386, I386OP(xchg_ax_bp), I386OP(xchg_eax_ebp), },
{ 0x96, OP_I386, I386OP(xchg_ax_si), I386OP(xchg_eax_esi), },
{ 0x97, OP_I386, I386OP(xchg_ax_di), I386OP(xchg_eax_edi), },
{ 0x98, OP_I386, I386OP(cbw), I386OP(cwde), },
{ 0x99, OP_I386, I386OP(cwd), I386OP(cdq), },
{ 0x9A, OP_I386, I386OP(call_abs16), I386OP(call_abs32), },
{ 0x9B, OP_I386, I386OP(wait), I386OP(wait), },
{ 0x9C, OP_I386, I386OP(pushf), I386OP(pushfd), },
{ 0x9D, OP_I386, I386OP(popf), I386OP(popfd), },
{ 0x9E, OP_I386, I386OP(sahf), I386OP(sahf), },
{ 0x9F, OP_I386, I386OP(lahf), I386OP(lahf), },
{ 0xA0, OP_I386, I386OP(mov_al_m8), I386OP(mov_al_m8), },
{ 0xA1, OP_I386, I386OP(mov_ax_m16), I386OP(mov_eax_m32), },
{ 0xA2, OP_I386, I386OP(mov_m8_al), I386OP(mov_m8_al), },
{ 0xA3, OP_I386, I386OP(mov_m16_ax), I386OP(mov_m32_eax), },
{ 0xA4, OP_I386, I386OP(movsb), I386OP(movsb), },
{ 0xA5, OP_I386, I386OP(movsw), I386OP(movsd), },
{ 0xA6, OP_I386, I386OP(cmpsb), I386OP(cmpsb), },
{ 0xA7, OP_I386, I386OP(cmpsw), I386OP(cmpsd), },
{ 0xA8, OP_I386, I386OP(test_al_i8), I386OP(test_al_i8), },
{ 0xA9, OP_I386, I386OP(test_ax_i16), I386OP(test_eax_i32), },
{ 0xAA, OP_I386, I386OP(stosb), I386OP(stosb), },
{ 0xAB, OP_I386, I386OP(stosw), I386OP(stosd), },
{ 0xAC, OP_I386, I386OP(lodsb), I386OP(lodsb), },
{ 0xAD, OP_I386, I386OP(lodsw), I386OP(lodsd), },
{ 0xAE, OP_I386, I386OP(scasb), I386OP(scasb), },
{ 0xAF, OP_I386, I386OP(scasw), I386OP(scasd), },
{ 0xB0, OP_I386, I386OP(mov_al_i8), I386OP(mov_al_i8), },
{ 0xB1, OP_I386, I386OP(mov_cl_i8), I386OP(mov_cl_i8), },
{ 0xB2, OP_I386, I386OP(mov_dl_i8), I386OP(mov_dl_i8), },
{ 0xB3, OP_I386, I386OP(mov_bl_i8), I386OP(mov_bl_i8), },
{ 0xB4, OP_I386, I386OP(mov_ah_i8), I386OP(mov_ah_i8), },
{ 0xB5, OP_I386, I386OP(mov_ch_i8), I386OP(mov_ch_i8), },
{ 0xB6, OP_I386, I386OP(mov_dh_i8), I386OP(mov_dh_i8), },
{ 0xB7, OP_I386, I386OP(mov_bh_i8), I386OP(mov_bh_i8), },
{ 0xB8, OP_I386, I386OP(mov_ax_i16), I386OP(mov_eax_i32), },
{ 0xB9, OP_I386, I386OP(mov_cx_i16), I386OP(mov_ecx_i32), },
{ 0xBA, OP_I386, I386OP(mov_dx_i16), I386OP(mov_edx_i32), },
{ 0xBB, OP_I386, I386OP(mov_bx_i16), I386OP(mov_ebx_i32), },
{ 0xBC, OP_I386, I386OP(mov_sp_i16), I386OP(mov_esp_i32), },
{ 0xBD, OP_I386, I386OP(mov_bp_i16), I386OP(mov_ebp_i32), },
{ 0xBE, OP_I386, I386OP(mov_si_i16), I386OP(mov_esi_i32), },
{ 0xBF, OP_I386, I386OP(mov_di_i16), I386OP(mov_edi_i32), },
{ 0xC0, OP_I386, I386OP(groupC0_8), I386OP(groupC0_8), },
{ 0xC1, OP_I386, I386OP(groupC1_16), I386OP(groupC1_32), },
{ 0xC2, OP_I386, I386OP(ret_near16_i16), I386OP(ret_near32_i16), },
{ 0xC3, OP_I386, I386OP(ret_near16), I386OP(ret_near32), },
{ 0xC4, OP_I386, I386OP(les16), I386OP(les32), },
{ 0xC5, OP_I386, I386OP(lds16), I386OP(lds32), },
{ 0xC6, OP_I386, I386OP(mov_rm8_i8), I386OP(mov_rm8_i8), },
{ 0xC7, OP_I386, I386OP(mov_rm16_i16), I386OP(mov_rm32_i32), },
{ 0xC8, OP_I386, I386OP(enter16), I386OP(enter32), },
{ 0xC9, OP_I386, I386OP(leave16), I386OP(leave32), },
{ 0xCA, OP_I386, I386OP(retf_i16), I386OP(retf_i32), },
{ 0xCB, OP_I386, I386OP(retf16), I386OP(retf32), },
{ 0xCC, OP_I386, I386OP(int3), I386OP(int3), },
{ 0xCD, OP_I386, I386OP(int), I386OP(int), },
{ 0xCE, OP_I386, I386OP(into), I386OP(into), },
{ 0xCF, OP_I386, I386OP(iret16), I386OP(iret32), },
{ 0xD0, OP_I386, I386OP(groupD0_8), I386OP(groupD0_8), },
{ 0xD1, OP_I386, I386OP(groupD1_16), I386OP(groupD1_32), },
{ 0xD2, OP_I386, I386OP(groupD2_8), I386OP(groupD2_8), },
{ 0xD3, OP_I386, I386OP(groupD3_16), I386OP(groupD3_32), },
{ 0xD4, OP_I386, I386OP(aam), I386OP(aam), },
{ 0xD5, OP_I386, I386OP(aad), I386OP(aad), },
{ 0xD6, OP_I386, I386OP(setalc), I386OP(setalc), },
{ 0xD7, OP_I386, I386OP(xlat16), I386OP(xlat32), },
{ 0xD8, OP_I386, I386OP(escape), I386OP(escape), },
{ 0xD9, OP_I386, I386OP(escape), I386OP(escape), },
{ 0xDA, OP_I386, I386OP(escape), I386OP(escape), },
{ 0xDB, OP_I386, I386OP(escape), I386OP(escape), },
{ 0xDC, OP_I386, I386OP(escape), I386OP(escape), },
{ 0xDD, OP_I386, I386OP(escape), I386OP(escape), },
{ 0xDE, OP_I386, I386OP(escape), I386OP(escape), },
{ 0xDF, OP_I386, I386OP(escape), I386OP(escape), },
{ 0xD8, OP_FPU, I386OP(fpu_group_d8), I386OP(fpu_group_d8), },
{ 0xD9, OP_FPU, I386OP(fpu_group_d9), I386OP(fpu_group_d9), },
{ 0xDA, OP_FPU, I386OP(fpu_group_da), I386OP(fpu_group_da), },
{ 0xDB, OP_FPU, I386OP(fpu_group_db), I386OP(fpu_group_db), },
{ 0xDC, OP_FPU, I386OP(fpu_group_dc), I386OP(fpu_group_dc), },
{ 0xDD, OP_FPU, I386OP(fpu_group_dd), I386OP(fpu_group_dd), },
{ 0xDE, OP_FPU, I386OP(fpu_group_de), I386OP(fpu_group_de), },
{ 0xDF, OP_FPU, I386OP(fpu_group_df), I386OP(fpu_group_df), },
{ 0xE0, OP_I386, I386OP(loopne16), I386OP(loopne32), },
{ 0xE1, OP_I386, I386OP(loopz16), I386OP(loopz32), },
{ 0xE2, OP_I386, I386OP(loop16), I386OP(loop32), },
{ 0xE3, OP_I386, I386OP(jcxz16), I386OP(jcxz32), },
{ 0xE4, OP_I386, I386OP(in_al_i8), I386OP(in_al_i8), },
{ 0xE5, OP_I386, I386OP(in_ax_i8), I386OP(in_eax_i8), },
{ 0xE6, OP_I386, I386OP(out_al_i8), I386OP(out_al_i8), },
{ 0xE7, OP_I386, I386OP(out_ax_i8), I386OP(out_eax_i8), },
{ 0xE8, OP_I386, I386OP(call_rel16), I386OP(call_rel32), },
{ 0xE9, OP_I386, I386OP(jmp_rel16), I386OP(jmp_rel32), },
{ 0xEA, OP_I386, I386OP(jmp_abs16), I386OP(jmp_abs32), },
{ 0xEB, OP_I386, I386OP(jmp_rel8), I386OP(jmp_rel8), },
{ 0xEC, OP_I386, I386OP(in_al_dx), I386OP(in_al_dx), },
{ 0xED, OP_I386, I386OP(in_ax_dx), I386OP(in_eax_dx), },
{ 0xEE, OP_I386, I386OP(out_al_dx), I386OP(out_al_dx), },
{ 0xEF, OP_I386, I386OP(out_ax_dx), I386OP(out_eax_dx), },
{ 0xF0, OP_I386, I386OP(lock), I386OP(lock), },
{ 0xF1, OP_I386, I386OP(invalid), I386OP(invalid), },
{ 0xF2, OP_I386, I386OP(repne), I386OP(repne), },
{ 0xF3, OP_I386, I386OP(rep), I386OP(rep), },
{ 0xF4, OP_I386, I386OP(hlt), I386OP(hlt), },
{ 0xF5, OP_I386, I386OP(cmc), I386OP(cmc), },
{ 0xF6, OP_I386, I386OP(groupF6_8), I386OP(groupF6_8), },
{ 0xF7, OP_I386, I386OP(groupF7_16), I386OP(groupF7_32), },
{ 0xF8, OP_I386, I386OP(clc), I386OP(clc), },
{ 0xF9, OP_I386, I386OP(stc), I386OP(stc), },
{ 0xFA, OP_I386, I386OP(cli), I386OP(cli), },
{ 0xFB, OP_I386, I386OP(sti), I386OP(sti), },
{ 0xFC, OP_I386, I386OP(cld), I386OP(cld), },
{ 0xFD, OP_I386, I386OP(std), I386OP(std), },
{ 0xFE, OP_I386, I386OP(groupFE_8), I386OP(groupFE_8), },
{ 0xFF, OP_I386, I386OP(groupFF_16), I386OP(groupFF_32), },
{ 0x00, OP_2BYTE|OP_I386, I386OP(group0F00_16), I386OP(group0F00_32), },
{ 0x01, OP_2BYTE|OP_I386, I386OP(group0F01_16), I386OP(group0F01_32), },
{ 0x01, OP_2BYTE|OP_I486, I486OP(group0F01_16), I486OP(group0F01_32), },
{ 0x02, OP_2BYTE|OP_I386, I386OP(unimplemented), I386OP(unimplemented), },
{ 0x03, OP_2BYTE|OP_I386, I386OP(lsl_r16_rm16), I386OP(lsl_r32_rm32), },
{ 0x06, OP_2BYTE|OP_I386, I386OP(clts), I386OP(clts), },
{ 0x08, OP_2BYTE|OP_I486, I486OP(invd), I486OP(invd), },
{ 0x09, OP_2BYTE|OP_I486, I486OP(wbinvd), I486OP(wbinvd), },
{ 0x0B, OP_2BYTE|OP_I386, I386OP(unimplemented), I386OP(unimplemented), },
{ 0x20, OP_2BYTE|OP_I386, I386OP(mov_r32_cr), I386OP(mov_r32_cr), },
{ 0x21, OP_2BYTE|OP_I386, I386OP(mov_r32_dr), I386OP(mov_r32_dr), },
{ 0x22, OP_2BYTE|OP_I386, I386OP(mov_cr_r32), I386OP(mov_cr_r32), },
{ 0x23, OP_2BYTE|OP_I386, I386OP(mov_dr_r32), I386OP(mov_dr_r32), },
{ 0x24, OP_2BYTE|OP_I386, I386OP(mov_r32_tr), I386OP(mov_r32_tr), },
{ 0x26, OP_2BYTE|OP_I386, I386OP(mov_tr_r32), I386OP(mov_tr_r32), },
{ 0x30, OP_2BYTE|OP_PENTIUM, PENTIUMOP(wrmsr), PENTIUMOP(wrmsr), },
{ 0x31, OP_2BYTE|OP_PENTIUM, PENTIUMOP(rdtsc), PENTIUMOP(rdtsc), },
{ 0x32, OP_2BYTE|OP_PENTIUM, PENTIUMOP(rdmsr), PENTIUMOP(rdmsr), },
{ 0x74, OP_2BYTE|OP_CYRIX, I386OP(cyrix_unknown), I386OP(cyrix_unknown), },
{ 0x80, OP_2BYTE|OP_I386, I386OP(jo_rel16), I386OP(jo_rel32), },
{ 0x81, OP_2BYTE|OP_I386, I386OP(jno_rel16), I386OP(jno_rel32), },
{ 0x82, OP_2BYTE|OP_I386, I386OP(jc_rel16), I386OP(jc_rel32), },
{ 0x83, OP_2BYTE|OP_I386, I386OP(jnc_rel16), I386OP(jnc_rel32), },
{ 0x84, OP_2BYTE|OP_I386, I386OP(jz_rel16), I386OP(jz_rel32), },
{ 0x85, OP_2BYTE|OP_I386, I386OP(jnz_rel16), I386OP(jnz_rel32), },
{ 0x86, OP_2BYTE|OP_I386, I386OP(jbe_rel16), I386OP(jbe_rel32), },
{ 0x87, OP_2BYTE|OP_I386, I386OP(ja_rel16), I386OP(ja_rel32), },
{ 0x88, OP_2BYTE|OP_I386, I386OP(js_rel16), I386OP(js_rel32), },
{ 0x89, OP_2BYTE|OP_I386, I386OP(jns_rel16), I386OP(jns_rel32), },
{ 0x8A, OP_2BYTE|OP_I386, I386OP(jp_rel16), I386OP(jp_rel32), },
{ 0x8B, OP_2BYTE|OP_I386, I386OP(jnp_rel16), I386OP(jnp_rel32), },
{ 0x8C, OP_2BYTE|OP_I386, I386OP(jl_rel16), I386OP(jl_rel32), },
{ 0x8D, OP_2BYTE|OP_I386, I386OP(jge_rel16), I386OP(jge_rel32), },
{ 0x8E, OP_2BYTE|OP_I386, I386OP(jle_rel16), I386OP(jle_rel32), },
{ 0x8F, OP_2BYTE|OP_I386, I386OP(jg_rel16), I386OP(jg_rel32), },
{ 0x90, OP_2BYTE|OP_I386, I386OP(seto_rm8), I386OP(seto_rm8), },
{ 0x91, OP_2BYTE|OP_I386, I386OP(setno_rm8), I386OP(setno_rm8), },
{ 0x92, OP_2BYTE|OP_I386, I386OP(setc_rm8), I386OP(setc_rm8), },
{ 0x93, OP_2BYTE|OP_I386, I386OP(setnc_rm8), I386OP(setnc_rm8), },
{ 0x94, OP_2BYTE|OP_I386, I386OP(setz_rm8), I386OP(setz_rm8), },
{ 0x95, OP_2BYTE|OP_I386, I386OP(setnz_rm8), I386OP(setnz_rm8), },
{ 0x96, OP_2BYTE|OP_I386, I386OP(setbe_rm8), I386OP(setbe_rm8), },
{ 0x97, OP_2BYTE|OP_I386, I386OP(seta_rm8), I386OP(seta_rm8), },
{ 0x98, OP_2BYTE|OP_I386, I386OP(sets_rm8), I386OP(sets_rm8), },
{ 0x99, OP_2BYTE|OP_I386, I386OP(setns_rm8), I386OP(setns_rm8), },
{ 0x9A, OP_2BYTE|OP_I386, I386OP(setp_rm8), I386OP(setp_rm8), },
{ 0x9B, OP_2BYTE|OP_I386, I386OP(setnp_rm8), I386OP(setnp_rm8), },
{ 0x9C, OP_2BYTE|OP_I386, I386OP(setl_rm8), I386OP(setl_rm8), },
{ 0x9D, OP_2BYTE|OP_I386, I386OP(setge_rm8), I386OP(setge_rm8), },
{ 0x9E, OP_2BYTE|OP_I386, I386OP(setle_rm8), I386OP(setle_rm8), },
{ 0x9F, OP_2BYTE|OP_I386, I386OP(setg_rm8), I386OP(setg_rm8), },
{ 0xA0, OP_2BYTE|OP_I386, I386OP(push_fs16), I386OP(push_fs32), },
{ 0xA1, OP_2BYTE|OP_I386, I386OP(pop_fs16), I386OP(pop_fs32), },
{ 0xA2, OP_2BYTE|OP_I486, I486OP(cpuid), I486OP(cpuid), },
{ 0xA3, OP_2BYTE|OP_I386, I386OP(bt_rm16_r16), I386OP(bt_rm32_r32), },
{ 0xA4, OP_2BYTE|OP_I386, I386OP(shld16_i8), I386OP(shld32_i8), },
{ 0xA5, OP_2BYTE|OP_I386, I386OP(shld16_cl), I386OP(shld32_cl), },
{ 0xA8, OP_2BYTE|OP_I386, I386OP(push_gs16), I386OP(push_gs32), },
{ 0xA9, OP_2BYTE|OP_I386, I386OP(pop_gs16), I386OP(pop_gs32), },
{ 0xAA, OP_2BYTE|OP_I386, I386OP(unimplemented), I386OP(unimplemented), },
{ 0xAB, OP_2BYTE|OP_I386, I386OP(bts_rm16_r16), I386OP(bts_rm32_r32), },
{ 0xAC, OP_2BYTE|OP_I386, I386OP(shrd16_i8), I386OP(shrd32_i8), },
{ 0xAD, OP_2BYTE|OP_I386, I386OP(shrd16_cl), I386OP(shrd32_cl), },
{ 0xAE, OP_2BYTE|OP_I386, I386OP(invalid), I386OP(invalid), },
{ 0xAF, OP_2BYTE|OP_I386, I386OP(imul_r16_rm16), I386OP(imul_r32_rm32), },
{ 0xB0, OP_2BYTE|OP_I486, I486OP(cmpxchg_rm8_r8), I486OP(cmpxchg_rm8_r8), },
{ 0xB1, OP_2BYTE|OP_I486, I486OP(cmpxchg_rm16_r16), I486OP(cmpxchg_rm32_r32), },
{ 0xB2, OP_2BYTE|OP_I386, I386OP(lss16), I386OP(lss32), },
{ 0xB3, OP_2BYTE|OP_I386, I386OP(btr_rm16_r16), I386OP(btr_rm32_r32), },
{ 0xB4, OP_2BYTE|OP_I386, I386OP(lfs16), I386OP(lfs32), },
{ 0xB5, OP_2BYTE|OP_I386, I386OP(lgs16), I386OP(lgs32), },
{ 0xB6, OP_2BYTE|OP_I386, I386OP(movzx_r16_rm8), I386OP(movzx_r32_rm8), },
{ 0xB7, OP_2BYTE|OP_I386, I386OP(invalid), I386OP(movzx_r32_rm16), },
{ 0xBA, OP_2BYTE|OP_I386, I386OP(group0FBA_16), I386OP(group0FBA_32), },
{ 0xBB, OP_2BYTE|OP_I386, I386OP(btc_rm16_r16), I386OP(btc_rm32_r32), },
{ 0xBC, OP_2BYTE|OP_I386, I386OP(bsf_r16_rm16), I386OP(bsf_r32_rm32), },
{ 0xBD, OP_2BYTE|OP_I386, I386OP(bsr_r16_rm16), I386OP(bsr_r32_rm32), },
{ 0xBE, OP_2BYTE|OP_I386, I386OP(movsx_r16_rm8), I386OP(movsx_r32_rm8), },
{ 0xBF, OP_2BYTE|OP_I386, I386OP(invalid), I386OP(movsx_r32_rm16), },
{ 0xC0, OP_2BYTE|OP_I486, I486OP(xadd_rm8_r8), I486OP(xadd_rm8_r8), },
{ 0xC1, OP_2BYTE|OP_I486, I486OP(xadd_rm16_r16), I486OP(xadd_rm32_r32), },
{ 0xC7, OP_2BYTE|OP_PENTIUM, PENTIUMOP(cmpxchg8b_m64), PENTIUMOP(cmpxchg8b_m64), },
{ 0xC8, OP_2BYTE|OP_I486, I486OP(bswap_eax), I486OP(bswap_eax), },
{ 0xC9, OP_2BYTE|OP_I486, I486OP(bswap_ecx), I486OP(bswap_ecx), },
{ 0xCA, OP_2BYTE|OP_I486, I486OP(bswap_edx), I486OP(bswap_edx), },
{ 0xCB, OP_2BYTE|OP_I486, I486OP(bswap_ebx), I486OP(bswap_ebx), },
{ 0xCC, OP_2BYTE|OP_I486, I486OP(bswap_esp), I486OP(bswap_esp), },
{ 0xCD, OP_2BYTE|OP_I486, I486OP(bswap_ebp), I486OP(bswap_ebp), },
{ 0xCE, OP_2BYTE|OP_I486, I486OP(bswap_esi), I486OP(bswap_esi), },
{ 0xCF, OP_2BYTE|OP_I486, I486OP(bswap_edi), I486OP(bswap_edi), }
};
src/cpu/i386/i386priv.h
+1094
View File
File diff suppressed because it is too large. Load diff
src/cpu/i386/i486ops.c
+424
View File
@@ -0,0 +1,424 @@
/* Intel 486+ specific opcodes */
static void I486OP(cpuid)(i386_state *cpustate) /* Opcode 0x0F A2 */
{
if (cpustate->cpuid_id0 == 0)
{
/* this 486 doesn't support the CPUID instruction */
logerror("CPUID not supported at %08x!\n", cpustate->eip);
i386_trap(cpustate, 6, 0);
}
else
{
switch (REG32(EAX))
{
case 0:
{
REG32(EAX) = cpustate->cpuid_max_input_value_eax;
REG32(EBX) = cpustate->cpuid_id0;
REG32(ECX) = cpustate->cpuid_id2;
REG32(EDX) = cpustate->cpuid_id1;
CYCLES(cpustate,CYCLES_CPUID);
break;
}
case 1:
{
REG32(EAX) = cpustate->cpu_version;
REG32(EDX) = cpustate->feature_flags;
CYCLES(cpustate,CYCLES_CPUID_EAX1);
break;
}
}
}
}
static void I486OP(invd)(i386_state *cpustate) /* Opcode 0x0f 08 */
{
/* Nothing to do ? */
CYCLES(cpustate,CYCLES_INVD);
}
static void I486OP(wbinvd)(i386_state *cpustate) /* Opcode 0x0f 09 */
{
/* Nothing to do ? */
}
static void I486OP(cmpxchg_rm8_r8)(i386_state *cpustate) /* Opcode 0x0f b0 */
{
UINT8 modrm = FETCH(cpustate);
if( modrm >= 0xc0 ) {
UINT8 dst = LOAD_RM8(modrm);
UINT8 src = LOAD_REG8(modrm);
if( REG8(AL) == dst ) {
STORE_RM8(modrm, src);
cpustate->ZF = 1;
CYCLES(cpustate,CYCLES_CMPXCHG_REG_REG_T);
} else {
REG8(AL) = dst;
cpustate->ZF = 0;
CYCLES(cpustate,CYCLES_CMPXCHG_REG_REG_F);
}
} else {
UINT32 ea = GetEA(cpustate,modrm);
UINT8 dst = READ8(cpustate,ea);
UINT8 src = LOAD_REG8(modrm);
if( REG8(AL) == dst ) {
WRITE8(cpustate,modrm, src);
cpustate->ZF = 1;
CYCLES(cpustate,CYCLES_CMPXCHG_REG_MEM_T);
} else {
REG8(AL) = dst;
cpustate->ZF = 0;
CYCLES(cpustate,CYCLES_CMPXCHG_REG_MEM_F);
}
}
}
static void I486OP(cmpxchg_rm16_r16)(i386_state *cpustate) /* Opcode 0x0f b1 */
{
UINT8 modrm = FETCH(cpustate);
if( modrm >= 0xc0 ) {
UINT16 dst = LOAD_RM16(modrm);
UINT16 src = LOAD_REG16(modrm);
if( REG16(AX) == dst ) {
STORE_RM16(modrm, src);
cpustate->ZF = 1;
CYCLES(cpustate,CYCLES_CMPXCHG_REG_REG_T);
} else {
REG16(AX) = dst;
cpustate->ZF = 0;
CYCLES(cpustate,CYCLES_CMPXCHG_REG_REG_F);
}
} else {
UINT32 ea = GetEA(cpustate,modrm);
UINT16 dst = READ16(cpustate,ea);
UINT16 src = LOAD_REG16(modrm);
if( REG16(AX) == dst ) {
WRITE16(cpustate,modrm, src);
cpustate->ZF = 1;
CYCLES(cpustate,CYCLES_CMPXCHG_REG_MEM_T);
} else {
REG16(AX) = dst;
cpustate->ZF = 0;
CYCLES(cpustate,CYCLES_CMPXCHG_REG_MEM_F);
}
}
}
static void I486OP(cmpxchg_rm32_r32)(i386_state *cpustate) /* Opcode 0x0f b1 */
{
UINT8 modrm = FETCH(cpustate);
if( modrm >= 0xc0 ) {
UINT32 dst = LOAD_RM32(modrm);
UINT32 src = LOAD_REG32(modrm);
if( REG32(EAX) == dst ) {
STORE_RM32(modrm, src);
cpustate->ZF = 1;
CYCLES(cpustate,CYCLES_CMPXCHG_REG_REG_T);
} else {
REG32(EAX) = dst;
cpustate->ZF = 0;
CYCLES(cpustate,CYCLES_CMPXCHG_REG_REG_F);
}
} else {
UINT32 ea = GetEA(cpustate,modrm);
UINT32 dst = READ32(cpustate,ea);
UINT32 src = LOAD_REG32(modrm);
if( REG32(EAX) == dst ) {
WRITE32(cpustate,ea, src);
cpustate->ZF = 1;
CYCLES(cpustate,CYCLES_CMPXCHG_REG_MEM_T);
} else {
REG32(EAX) = dst;
cpustate->ZF = 0;
CYCLES(cpustate,CYCLES_CMPXCHG_REG_MEM_F);
}
}
}
static void I486OP(xadd_rm8_r8)(i386_state *cpustate) /* Opcode 0x0f c0 */
{
UINT8 modrm = FETCH(cpustate);
if( modrm >= 0xc0 ) {
UINT8 dst = LOAD_RM8(modrm);
UINT8 src = LOAD_REG8(modrm);
STORE_RM16(modrm, dst + src);
STORE_REG16(modrm, dst);
CYCLES(cpustate,CYCLES_XADD_REG_REG);
} else {
UINT32 ea = GetEA(cpustate,modrm);
UINT8 dst = READ8(cpustate,ea);
UINT8 src = LOAD_REG8(modrm);
WRITE8(cpustate,ea, dst + src);
STORE_REG8(modrm, dst);
CYCLES(cpustate,CYCLES_XADD_REG_MEM);
}
}
static void I486OP(xadd_rm16_r16)(i386_state *cpustate) /* Opcode 0x0f c1 */
{
UINT8 modrm = FETCH(cpustate);
if( modrm >= 0xc0 ) {
UINT16 dst = LOAD_RM16(modrm);
UINT16 src = LOAD_REG16(modrm);
STORE_RM16(modrm, dst + src);
STORE_REG16(modrm, dst);
CYCLES(cpustate,CYCLES_XADD_REG_REG);
} else {
UINT32 ea = GetEA(cpustate,modrm);
UINT16 dst = READ16(cpustate,ea);
UINT16 src = LOAD_REG16(modrm);
WRITE16(cpustate,ea, dst + src);
STORE_REG16(modrm, dst);
CYCLES(cpustate,CYCLES_XADD_REG_MEM);
}
}
static void I486OP(xadd_rm32_r32)(i386_state *cpustate) /* Opcode 0x0f c1 */
{
UINT8 modrm = FETCH(cpustate);
if( modrm >= 0xc0 ) {
UINT32 dst = LOAD_RM32(modrm);
UINT32 src = LOAD_REG32(modrm);
STORE_RM32(modrm, dst + src);
STORE_REG32(modrm, dst);
CYCLES(cpustate,CYCLES_XADD_REG_REG);
} else {
UINT32 ea = GetEA(cpustate,modrm);
UINT32 dst = READ32(cpustate,ea);
UINT32 src = LOAD_REG32(modrm);
WRITE32(cpustate,ea, dst + src);
STORE_REG32(modrm, dst);
CYCLES(cpustate,CYCLES_XADD_REG_MEM);
}
}
static void I486OP(group0F01_16)(i386_state *cpustate) /* Opcode 0x0f 01 */
{
UINT8 modrm = FETCH(cpustate);
UINT16 address;
UINT32 ea;
switch( (modrm >> 3) & 0x7 )
{
case 0: /* SGDT */
{
if( modrm >= 0xc0 ) {
address = LOAD_RM16(modrm);
ea = i386_translate( cpustate, CS, address );
} else {
ea = GetEA(cpustate,modrm);
}
WRITE16(cpustate,ea, cpustate->gdtr.limit);
WRITE32(cpustate,ea + 2, cpustate->gdtr.base & 0xffffff);
CYCLES(cpustate,CYCLES_SGDT);
break;
}
case 1: /* SIDT */
{
if (modrm >= 0xc0)
{
address = LOAD_RM16(modrm);
ea = i386_translate( cpustate, CS, address );
}
else
{
ea = GetEA(cpustate,modrm);
}
WRITE16(cpustate,ea, cpustate->idtr.limit);
WRITE32(cpustate,ea + 2, cpustate->idtr.base & 0xffffff);
CYCLES(cpustate,CYCLES_SIDT);
break;
}
case 2: /* LGDT */
{
if( modrm >= 0xc0 ) {
address = LOAD_RM16(modrm);
ea = i386_translate( cpustate, CS, address );
} else {
ea = GetEA(cpustate,modrm);
}
cpustate->gdtr.limit = READ16(cpustate,ea);
cpustate->gdtr.base = READ32(cpustate,ea + 2) & 0xffffff;
CYCLES(cpustate,CYCLES_LGDT);
break;
}
case 3: /* LIDT */
{
if( modrm >= 0xc0 ) {
address = LOAD_RM16(modrm);
ea = i386_translate( cpustate, CS, address );
} else {
ea = GetEA(cpustate,modrm);
}
cpustate->idtr.limit = READ16(cpustate,ea);
cpustate->idtr.base = READ32(cpustate,ea + 2) & 0xffffff;
CYCLES(cpustate,CYCLES_LIDT);
break;
}
case 4: /* SMSW */
{
if( modrm >= 0xc0 ) {
STORE_RM16(modrm, cpustate->cr[0]);
CYCLES(cpustate,CYCLES_SMSW_REG);
} else {
ea = GetEA(cpustate,modrm);
WRITE16(cpustate,ea, cpustate->cr[0]);
CYCLES(cpustate,CYCLES_SMSW_MEM);
}
break;
}
case 6: /* LMSW */
{
/* TODO: Check for protection fault */
UINT8 b;
if( modrm >= 0xc0 ) {
b = LOAD_RM8(modrm);
CYCLES(cpustate,CYCLES_LMSW_REG);
} else {
ea = GetEA(cpustate,modrm);
CYCLES(cpustate,CYCLES_LMSW_MEM);
b = READ8(cpustate,ea);
}
cpustate->cr[0] &= ~0x03;
cpustate->cr[0] |= b & 0x03;
break;
}
case 7: /* INVLPG */
{
/* Nothing to do ? */
break;
}
default:
i386_fatal("i486: unimplemented opcode 0x0f 01 /%d at %08X", (modrm >> 3) & 0x7, cpustate->eip - 2);
break;
}
}
static void I486OP(group0F01_32)(i386_state *cpustate) /* Opcode 0x0f 01 */
{
UINT8 modrm = FETCH(cpustate);
UINT32 address, ea;
switch( (modrm >> 3) & 0x7 )
{
case 0: /* SGDT */
{
if( modrm >= 0xc0 ) {
address = LOAD_RM32(modrm);
ea = i386_translate( cpustate, CS, address );
} else {
ea = GetEA(cpustate,modrm);
}
WRITE16(cpustate,ea, cpustate->gdtr.limit);
WRITE32(cpustate,ea + 2, cpustate->gdtr.base);
CYCLES(cpustate,CYCLES_SGDT);
break;
}
case 1: /* SIDT */
{
if (modrm >= 0xc0)
{
address = LOAD_RM32(modrm);
ea = i386_translate( cpustate, CS, address );
}
else
{
ea = GetEA(cpustate,modrm);
}
WRITE16(cpustate,ea, cpustate->idtr.limit);
WRITE32(cpustate,ea + 2, cpustate->idtr.base);
CYCLES(cpustate,CYCLES_SIDT);
break;
}
case 2: /* LGDT */
{
if( modrm >= 0xc0 ) {
address = LOAD_RM32(modrm);
ea = i386_translate( cpustate, CS, address );
} else {
ea = GetEA(cpustate,modrm);
}
cpustate->gdtr.limit = READ16(cpustate,ea);
cpustate->gdtr.base = READ32(cpustate,ea + 2);
CYCLES(cpustate,CYCLES_LGDT);
break;
}
case 3: /* LIDT */
{
if( modrm >= 0xc0 ) {
address = LOAD_RM32(modrm);
ea = i386_translate( cpustate, CS, address );
} else {
ea = GetEA(cpustate,modrm);
}
cpustate->idtr.limit = READ16(cpustate,ea);
cpustate->idtr.base = READ32(cpustate,ea + 2);
CYCLES(cpustate,CYCLES_LIDT);
break;
}
case 7: /* INVLPG */
{
/* Nothing to do ? */
break;
}
default:
i386_fatal("i486: unimplemented opcode 0x0f 01 /%d at %08X", (modrm >> 3) & 0x7, cpustate->eip - 2);
break;
}
}
static void I486OP(bswap_eax)(i386_state *cpustate) /* Opcode 0x0f 38 */
{
REG32(EAX) = SWITCH_ENDIAN_32(REG32(EAX));
CYCLES(cpustate,1); /* TODO */
}
static void I486OP(bswap_ecx)(i386_state *cpustate) /* Opcode 0x0f 39 */
{
REG32(ECX) = SWITCH_ENDIAN_32(REG32(ECX));
CYCLES(cpustate,1); /* TODO */
}
static void I486OP(bswap_edx)(i386_state *cpustate) /* Opcode 0x0f 3A */
{
REG32(EDX) = SWITCH_ENDIAN_32(REG32(EDX));
CYCLES(cpustate,1); /* TODO */
}
static void I486OP(bswap_ebx)(i386_state *cpustate) /* Opcode 0x0f 3B */
{
REG32(EBX) = SWITCH_ENDIAN_32(REG32(EBX));
CYCLES(cpustate,1); /* TODO */
}
static void I486OP(bswap_esp)(i386_state *cpustate) /* Opcode 0x0f 3C */
{
REG32(ESP) = SWITCH_ENDIAN_32(REG32(ESP));
CYCLES(cpustate,1); /* TODO */
}
static void I486OP(bswap_ebp)(i386_state *cpustate) /* Opcode 0x0f 3D */
{
REG32(EBP) = SWITCH_ENDIAN_32(REG32(EBP));
CYCLES(cpustate,1); /* TODO */
}
static void I486OP(bswap_esi)(i386_state *cpustate) /* Opcode 0x0f 3E */
{
REG32(ESI) = SWITCH_ENDIAN_32(REG32(ESI));
CYCLES(cpustate,1); /* TODO */
}
static void I486OP(bswap_edi)(i386_state *cpustate) /* Opcode 0x0f 3F */
{
REG32(EDI) = SWITCH_ENDIAN_32(REG32(EDI));
CYCLES(cpustate,1); /* TODO */
}
src/cpu/i386/pentops.c
+53
View File
@@ -0,0 +1,53 @@
/* Pentium+ specific opcodes */
static void PENTIUMOP(rdmsr)(i386_state *cpustate) /* Opcode 0x0f 32 */
{
/* TODO */
CYCLES(cpustate,CYCLES_RDMSR);
}
static void PENTIUMOP(wrmsr)(i386_state *cpustate) /* Opcode 0x0f 30 */
{
/* TODO */
CYCLES(cpustate,1); /* TODO: correct cycle count */
}
static void PENTIUMOP(rdtsc)(i386_state *cpustate) /* Opcode 0x0f 31 */
{
UINT64 ts = cpustate->tsc + (cpustate->base_cycles - i386_ICount);
REG32(EAX) = (UINT32)(ts);
REG32(EDX) = (UINT32)(ts >> 32);
CYCLES(cpustate,CYCLES_RDTSC);
}
static void I386OP(cyrix_unknown)(i386_state *cpustate) /* Opcode 0x0f 74 */
{
CYCLES(cpustate,1);
}
static void PENTIUMOP(cmpxchg8b_m64)(i386_state *cpustate) /* Opcode 0x0f c7 */
{
UINT8 modm = FETCH(cpustate);
if( modm >= 0xc0 ) {
i386_fatal("pentium: cmpxchg8b_m64 - invalid modm");
} else {
UINT32 ea = GetEA(cpustate,modm);
UINT64 value = READ64(cpustate,ea);
UINT64 edx_eax = (((UINT64) REG32(EDX)) << 32) | REG32(EAX);
UINT64 ecx_ebx = (((UINT64) REG32(ECX)) << 32) | REG32(EBX);
if( value == edx_eax ) {
WRITE64(cpustate,ea, ecx_ebx);
cpustate->ZF = 1;
CYCLES(cpustate,CYCLES_CMPXCHG_REG_MEM_T);
} else {
REG32(EDX) = (UINT32) (value >> 32);
REG32(EAX) = (UINT32) (value >> 0);
cpustate->ZF = 0;
CYCLES(cpustate,CYCLES_CMPXCHG_REG_MEM_F);
}
}
}
src/cpu/i386/x87ops.c
+352
View File
@@ -0,0 +1,352 @@
/* Intel x87 FPU opcodes */
#define ST(x) (cpustate->fpu_reg[(cpustate->fpu_top + (x)) & 7])
#define FPU_INFINITY_DOUBLE COMBINE_64_32_32(0x7ff00000, 0x00000000)
#define FPU_INFINITY_SINGLE (0x7f800000)
#define FPU_SIGN_BIT_DOUBLE COMBINE_64_32_32(0x80000000, 0x00000000)
#define FPU_SIGN_BIT_SINGLE (0x80000000)
/* FPU control word flags */
#define FPU_MASK_INVALID_OP 0x0001
#define FPU_MASK_DENORMAL_OP 0x0002
#define FPU_MASK_ZERO_DIVIDE 0x0004
#define FPU_MASK_OVERFLOW 0x0008
#define FPU_MASK_UNDERFLOW 0x0010
#define FPU_MASK_PRECISION 0x0020
/* FPU status word flags */
#define FPU_BUSY 0x8000
#define FPU_C3 0x4000
#define FPU_STACK_TOP_MASK 0x3800
#define FPU_C2 0x0400
#define FPU_C1 0x0200
#define FPU_C0 0x0100
#define FPU_ERROR_SUMMARY 0x0080
#define FPU_STACK_FAULT 0x0040
#define FPU_EXCEPTION_PRECISION 0x0020
#define FPU_EXCEPTION_UNDERFLOW 0x0010
#define FPU_EXCEPTION_OVERFLOW 0x0008
#define FPU_EXCEPTION_ZERO_DIVIDE 0x0004
#define FPU_EXCEPTION_DENORMAL_OP 0x0002
#define FPU_EXCEPTION_INVALID_OP 0x0001
static INLINE void FPU_PUSH(i386_state *cpustate, X87_REG value)
{
cpustate->fpu_top--;
if (cpustate->fpu_top < 0)
{
cpustate->fpu_top = 7;
}
cpustate->fpu_reg[cpustate->fpu_top] = value;
}
static INLINE X87_REG FPU_POP(i386_state *cpustate)
{
X87_REG value = cpustate->fpu_reg[cpustate->fpu_top];
cpustate->fpu_tag_word |= 3 << (cpustate->fpu_top * 2); /* set FPU register tag to 3 (empty) */
cpustate->fpu_top++;
if (cpustate->fpu_top > 7)
{
cpustate->fpu_top = 0;
}
return value;
}
static void I386OP(fpu_group_d8)(i386_state *cpustate) /* Opcode 0xd8 */
{
UINT8 modrm = FETCH(cpustate);
i386_fatal("I386: FPU Op D8 %02X at %08X", modrm, cpustate->pc-2);
}
static void I386OP(fpu_group_d9)(i386_state *cpustate) /* Opcode 0xd9 */
{
UINT8 modrm = FETCH(cpustate);
if (modrm < 0xc0)
{
UINT32 ea = GetEA(cpustate,modrm);
switch ((modrm >> 3) & 0x7)
{
case 5: /* FLDCW */
{
cpustate->fpu_control_word = READ16(cpustate,ea);
CYCLES(cpustate,1); /* TODO */
break;
}
case 7: /* FSTCW */
{
WRITE16(cpustate,ea, cpustate->fpu_control_word);
CYCLES(cpustate,1); /* TODO */
break;
}
default:
i386_fatal("I386: FPU Op D9 %02X at %08X", modrm, cpustate->pc-2);
}
}
else
{
switch (modrm & 0x3f)
{
/* FLD */
case 0x00: case 0x01: case 0x02: case 0x03: case 0x04: case 0x05: case 0x06: case 0x07:
{
X87_REG t = ST(modrm & 7);
FPU_PUSH(cpustate,t);
CYCLES(cpustate,1); /* TODO */
break;
}
case 0x20: /* FCHS */
{
ST(0).i ^= FPU_SIGN_BIT_DOUBLE;
CYCLES(cpustate,1); /* TODO */
break;
}
case 0x28: /* FLD1 */
{
X87_REG t;
t.f = 1.0;
FPU_PUSH(cpustate,t);
CYCLES(cpustate,1); /* TODO */
break;
}
case 0x2e: /* FLDZ */
{
X87_REG t;
t.f = 0.0;
FPU_PUSH(cpustate,t);
CYCLES(cpustate,1); /* TODO */
break;
}
default:
i386_fatal("I386: FPU Op D9 %02X at %08X", modrm, cpustate->pc-2);
}
}
}
static void I386OP(fpu_group_da)(i386_state *cpustate) /* Opcode 0xda */
{
UINT8 modrm = FETCH(cpustate);
i386_fatal("I386: FPU Op DA %02X at %08X", modrm, cpustate->pc-2);
}
static void I386OP(fpu_group_db)(i386_state *cpustate) /* Opcode 0xdb */
{
UINT8 modrm = FETCH(cpustate);
if (modrm < 0xc0)
{
i386_fatal("I386: FPU Op DB %02X at %08X", modrm, cpustate->pc-2);
}
else
{
switch (modrm & 0x3f)
{
case 0x23: /* FINIT */
{
cpustate->fpu_control_word = 0x37f;
cpustate->fpu_status_word = 0;
cpustate->fpu_tag_word = 0xffff;
cpustate->fpu_data_ptr = 0;
cpustate->fpu_inst_ptr = 0;
cpustate->fpu_opcode = 0;
CYCLES(cpustate,1); /* TODO */
break;
}
case 0x24: /* FSETPM (treated as nop on 387+) */
{
CYCLES(cpustate,1);
break;
}
default:
i386_fatal("I386: FPU Op DB %02X at %08X", modrm, cpustate->pc-2);
}
}
}
static void I386OP(fpu_group_dc)(i386_state *cpustate) /* Opcode 0xdc */
{
UINT8 modrm = FETCH(cpustate);
if (modrm < 0xc0)
{
/*UINT32 ea = GetEA(cpustate,modrm); */
switch ((modrm >> 3) & 0x7)
{
default:
i386_fatal("I386: FPU Op DC %02X at %08X", modrm, cpustate->pc-2);
}
}
else
{
switch (modrm & 0x3f)
{
case 0x30: case 0x31: case 0x32: case 0x33: case 0x34: case 0x35: case 0x36: case 0x37:
{
/* FDIVR */
if ((ST(modrm & 7).i & COMBINE_64_32_32(0x7fffffff, 0xffffffff)) == 0)
{
/* set result as infinity if zero divide is masked */
if (cpustate->fpu_control_word & FPU_MASK_ZERO_DIVIDE)
{
ST(modrm & 7).i |= FPU_INFINITY_DOUBLE;
}
}
else
{
ST(modrm & 7).f = ST(0).f / ST(modrm & 7).f;
}
CYCLES(cpustate,1); /* TODO */
break;
}
default:
i386_fatal("I386: FPU Op DC %02X at %08X", modrm, cpustate->pc-2);
}
}
}
static void I386OP(fpu_group_dd)(i386_state *cpustate) /* Opcode 0xdd */
{
UINT8 modrm = FETCH(cpustate);
if (modrm < 0xc0)
{
UINT32 ea = GetEA(cpustate,modrm);
switch ((modrm >> 3) & 0x7)
{
case 7: /* FSTSW */
{
WRITE16(cpustate,ea, (cpustate->fpu_status_word & ~FPU_STACK_TOP_MASK) | (cpustate->fpu_top << 10));
CYCLES(cpustate,1); /* TODO */
break;
}
default:
i386_fatal("I386: FPU Op DD %02X at %08X", modrm, cpustate->pc-2);
}
}
else
{
switch (modrm & 0x3f)
{
default:
i386_fatal("I386: FPU Op DD %02X at %08X", modrm, cpustate->pc-2);
}
}
}
static void I386OP(fpu_group_de)(i386_state *cpustate) /* Opcode 0xde */
{
UINT8 modrm = FETCH(cpustate);
if (modrm < 0xc0)
{
/* UINT32 ea = GetEA(cpustate,modrm); */
switch ((modrm >> 3) & 0x7)
{
default:
i386_fatal("I386: FPU Op DE %02X at %08X", modrm, cpustate->pc-2);
}
}
else
{
switch (modrm & 0x3f)
{
case 0x19: /* FCOMPP */
{
cpustate->fpu_status_word &= ~(FPU_C3 | FPU_C2 | FPU_C0);
if (ST(0).f > ST(1).f)
{
/* C3 = 0, C2 = 0, C0 = 0 */
}
else if (ST(0).f < ST(1).f)
{
cpustate->fpu_status_word |= FPU_C0;
}
else if (ST(0).f == ST(1).f)
{
cpustate->fpu_status_word |= FPU_C3;
}
else
{
/* unordered */
cpustate->fpu_status_word |= (FPU_C3 | FPU_C2 | FPU_C0);
}
FPU_POP(cpustate);
FPU_POP(cpustate);
CYCLES(cpustate,1); /* TODO */
break;
}
/* FDIVP */
case 0x38: case 0x39: case 0x3a: case 0x3b: case 0x3c: case 0x3d: case 0x3e: case 0x3f:
{
if ((ST(0).i & COMBINE_64_32_32(0x7fffffff, 0xffffffff)) == 0)
{
/* set result as infinity if zero divide is masked */
if (cpustate->fpu_control_word & FPU_MASK_ZERO_DIVIDE)
{
ST(modrm & 7).i |= FPU_INFINITY_DOUBLE;
}
}
else
{
ST(modrm & 7).f = ST(modrm & 7).f / ST(0).f;
}
FPU_POP(cpustate);
CYCLES(cpustate,1); /* TODO */
break;
}
default:
i386_fatal("I386: FPU Op DE %02X at %08X", modrm, cpustate->pc-2);
}
}
}
static void I386OP(fpu_group_df)(i386_state *cpustate) /* Opcode 0xdf */
{
UINT8 modrm = FETCH(cpustate);
if (modrm < 0xc0)
{
/* UINT32 ea = GetEA(cpustate,modrm); */
switch ((modrm >> 3) & 0x7)
{
default:
i386_fatal("I386: FPU Op DF %02X at %08X", modrm, cpustate->pc-2);
}
}
else
{
switch (modrm & 0x3f)
{
case 0x20: /* FSTSW AX */
{
REG16(AX) = (cpustate->fpu_status_word & ~FPU_STACK_TOP_MASK) | (cpustate->fpu_top << 10);
CYCLES(cpustate,1); /* TODO */
break;
}
default:
i386_fatal("I386: FPU Op DF %02X at %08X", modrm, cpustate->pc-2);
}
}
}
src/cpu/i8051/i8051.c
+2123
View File
File diff suppressed because it is too large. Load diff
src/cpu/i8051/i8051.h
+104
View File
@@ -0,0 +1,104 @@
/*****************************************************************************
*
* i8051.h
* Portable MCS-51 Family Emulator
*
* Copyright Steve Ellenoff, all rights reserved.
*
* - This source code is released as freeware for non-commercial purposes.
* - You are free to use and redistribute this code in modified or
* unmodified form, provided you list me in the credits.
* - If you modify this source code, you must add a notice to each modified
* source file that it has been changed. If you're a nice person, you
* will clearly mark each change too. :)
* - If you wish to use this for commercial purposes, please contact me at
* sellenoff@hotmail.com
* - The author of this copywritten work reserves the right to change the
* terms of its usage and license at any time, including retroactively
* - This entire notice must remain in the source code.
*
* October 2008, Couriersud: Major rewrite (MAME 0.128-0.139 mcs51 core)
*
* MODIFIED for mame2003-plus: backported from MAME 0.139 src/emu/cpu/mcs51
* to the MAME 0.78 cpu_interface. DS5002FP and 80C52 variants removed,
* internal RAM/SFRs kept inside the CPU context, MOVX routed through
* per-CPU driver handlers (the 0.78 core has no DATA address space).
*
*****************************************************************************/
#ifndef _I8051_H
#define _I8051_H
#include "cpuintrf.h"
#include "osd_cpu.h"
#include "memory.h"
/* The MCS-51 runs one machine cycle every 12 oscillator clocks.
Give the CPU clock in the machine driver as XTAL / I8051_CLOCK_DIVIDER. */
#define I8051_CLOCK_DIVIDER 12
/****************************************************************************
* Input lines (use with cpu_set_irq_line)
* INT0/INT1 follow the TCON IT0/IT1 setting (edge or level);
* T0/T1 count 0->1 transitions when the timer is in counter mode,
* so drive them with PULSE_LINE.
****************************************************************************/
enum
{
I8051_INT0_LINE = 0, /* P3.2: External Interrupt 0 */
I8051_INT1_LINE, /* P3.3: External Interrupt 1 */
I8051_RX_LINE, /* P3.0: Serial Port Receive Line */
I8051_T0_LINE, /* P3.4: Timer 0 External Input */
I8051_T1_LINE, /* P3.5: Timer 1 External Input */
I8051_INPUT_LINES
};
/****************************************************************************
* Port space: the four parallel ports. Map them in the MCU's
* PORT_READ/PORT_WRITE tables, e.g. { I8051_P1, I8051_P1, mcu_p1_w }
****************************************************************************/
#define I8051_P0 0x00
#define I8051_P1 0x01
#define I8051_P2 0x02
#define I8051_P3 0x03
/****************************************************************************
* Registers
****************************************************************************/
enum
{
I8051_PC=1, I8051_SP, I8051_PSW, I8051_ACC, I8051_B, I8051_DPH, I8051_DPL, I8051_IE,
I8051_R0, I8051_R1, I8051_R2, I8051_R3, I8051_R4, I8051_R5, I8051_R6, I8051_R7, I8051_RB
};
/****************************************************************************
* Public functions
****************************************************************************/
extern int i8051_ICount;
extern void i8051_init(void);
extern void i8051_reset(void *param);
extern void i8051_exit(void);
extern int i8051_execute(int cycles);
extern unsigned i8051_get_context(void *dst);
extern void i8051_set_context(void *src);
extern unsigned i8051_get_reg(int regnum);
extern void i8051_set_reg(int regnum, unsigned val);
extern void i8051_set_irq_line(int irqline, int state);
extern void i8051_set_irq_callback(int (*callback)(int irqline));
extern const char *i8051_info(void *context, int regnum);
extern unsigned i8051_dasm(char *buffer, unsigned pc);
/* External data memory (MOVX). Called from MACHINE_INIT; cpunum is the MCU's
CPU index. Unmapped reads return 0xff, unmapped writes are dropped. */
extern void i8051_set_movx_handlers(int cpunum, read8_handler rd, write8_handler wr);
/* Serial port hooks (optional). */
extern void i8051_set_serial_tx_callback(int cpunum, void (*callback)(int data));
extern void i8051_set_serial_rx_callback(int cpunum, int (*callback)(void));
/* The 8751 is an 8051 with internal EPROM: the driver loads the dump in the
MCU's CPU region exactly as for the 8051. */
#define CPU_I8751 CPU_I8051
#endif /* _I8051_H */
src/cpu/i8051/i8051ops.c
+981
View File
@@ -0,0 +1,981 @@
/* MODIFIED for mame2003-plus: C89 comments, device reference removed (backport of MAME 0.139 mcs51ops.c) */
/*******************************************************************************************
NOTE: All registers are accessed directly, instead of using the SFR_R() function for speed
Direct register access is availabe from the R_(register name) macros.. ex: ACC for the ACC
with the exception of the PC
********************************************************************************************/
/*ACALL code addr 1: aaa1 0001 */
OPHANDLER( acall )
{
UINT8 addr = ROP_ARG(PC++); /*Grab code address byte */
PUSH_PC(); /*Save PC to the stack */
/*Thanks Gerrit for help with this! :) */
PC = (PC & 0xf800) | ((r & 0xe0) << 3) | addr;
}
/*ADD A, #data 1: 0010 0100 */
OPHANDLER( add_a_byte )
{
UINT8 data = ROP_ARG(PC++); /*Grab data */
UINT8 result = ACC + data; /*Add data to accumulator */
DO_ADD_FLAGS(ACC,data,0); /*Set Flags */
SET_ACC(result); /*Store 8 bit result of addtion in ACC */
}
/*ADD A, data addr 1: 0010 0101 */
OPHANDLER( add_a_mem )
{
UINT8 addr = ROP_ARG(PC++); /*Grab data address */
UINT8 data = IRAM_R(addr); /*Grab data from data address */
UINT8 result = ACC + data; /*Add data to accumulator */
DO_ADD_FLAGS(ACC,data,0); /*Set Flags */
SET_ACC(result); /*Store 8 bit result of addtion in ACC */
}
/*ADD A, @R0/@R1 1: 0010 011i */
OPHANDLER( add_a_ir )
{
UINT8 data = IRAM_IR(R_REG(r)); /*Grab data from memory pointed to by R0 or R1 */
UINT8 result = ACC + data; /*Add data to accumulator */
DO_ADD_FLAGS(ACC,data,0); /*Set Flags */
SET_ACC(result); /*Store 8 bit result of addtion in ACC */
}
/*ADD A, R0 to R7 1: 0010 1rrr */
OPHANDLER( add_a_r )
{
UINT8 data = R_REG(r); /*Grab data from R0 - R7 */
UINT8 result = ACC + data; /*Add data to accumulator */
DO_ADD_FLAGS(ACC,data,0); /*Set Flags */
SET_ACC(result); /*Store 8 bit result of addtion in ACC */
}
/*ADDC A, #data 1: 0011 0100 */
OPHANDLER( addc_a_byte )
{
UINT8 data = ROP_ARG(PC++); /*Grab data */
UINT8 result = ACC + data + GET_CY; /*Add data + carry flag to accumulator */
DO_ADD_FLAGS(ACC,data,GET_CY); /*Set Flags */
SET_ACC(result); /*Store 8 bit result of addtion in ACC */
}
/*ADDC A, data addr 1: 0011 0101 */
OPHANDLER( addc_a_mem )
{
UINT8 addr = ROP_ARG(PC++); /*Grab data address */
UINT8 data = IRAM_R(addr); /*Grab data from data address */
UINT8 result = ACC + data + GET_CY; /*Add data + carry flag to accumulator */
DO_ADD_FLAGS(ACC,data,GET_CY); /*Set Flags */
SET_ACC(result); /*Store 8 bit result of addtion in ACC */
}
/*ADDC A, @R0/@R1 1: 0011 011i */
OPHANDLER( addc_a_ir )
{
UINT8 data = IRAM_IR(R_REG(r)); /*Grab data from memory pointed to by R0 or R1 */
UINT8 result = ACC + data + GET_CY; /*Add data + carry flag to accumulator */
DO_ADD_FLAGS(ACC,data,GET_CY); /*Set Flags */
SET_ACC(result); /*Store 8 bit result of addtion in ACC */
}
/*ADDC A, R0 to R7 1: 0011 1rrr */
OPHANDLER( addc_a_r )
{
UINT8 data = R_REG(r); /*Grab data from R0 - R7 */
UINT8 result = ACC + data + GET_CY; /*Add data + carry flag to accumulator */
DO_ADD_FLAGS(ACC,data,GET_CY); /*Set Flags */
SET_ACC(result); /*Store 8 bit result of addtion in ACC */
}
/*AJMP code addr 1: aaa0 0001 */
OPHANDLER( ajmp )
{
UINT8 addr = ROP_ARG(PC++); /*Grab code address byte */
/*Thanks Gerrit for help with this! :) */
PC = (PC & 0xf800) | ((r & 0xe0) << 3) | addr;
}
/*ANL data addr, A 1: 0101 0010 */
OPHANDLER( anl_mem_a )
{
UINT8 addr = ROP_ARG(PC++); /*Grab data address */
UINT8 data = IRAM_R(addr); /*Grab data from data address */
IRAM_W(addr,data & ACC); /*Set data address value to it's value Logical AND with ACC */
}
/*ANL data addr, #data 1: 0101 0011 */
OPHANDLER( anl_mem_byte )
{
UINT8 addr = ROP_ARG(PC++); /*Grab data address */
UINT8 data = ROP_ARG(PC++); /*Grab data */
UINT8 srcdata = IRAM_R(addr); /*Grab data from data address */
IRAM_W(addr,srcdata & data); /*Set data address value to it's value Logical AND with Data */
}
/*ANL A, #data 1: 0101 0100 */
OPHANDLER( anl_a_byte )
{
UINT8 data = ROP_ARG(PC++); /*Grab data */
SET_ACC(ACC & data); /*Set ACC to value of ACC Logical AND with Data */
}
/*ANL A, data addr 1: 0101 0101 */
OPHANDLER( anl_a_mem )
{
UINT8 addr = ROP_ARG(PC++); /*Grab data address */
UINT8 data = IRAM_R(addr); /*Grab data from data address */
SET_ACC(ACC & data); /*Set ACC to value of ACC Logical AND with Data */
}
/*ANL A, @RO/@R1 1: 0101 011i */
OPHANDLER( anl_a_ir )
{
UINT8 data = IRAM_IR(R_REG(r)); /*Grab data from address R0 or R1 points to */
SET_ACC(ACC & data); /*Set ACC to value of ACC Logical AND with Data */
}
/*ANL A, RO to R7 1: 0101 1rrr */
OPHANDLER( anl_a_r )
{
UINT8 data = R_REG(r); /*Grab data from R0 - R7 */
SET_ACC(ACC & data); /*Set ACC to value of ACC Logical AND with Data */
}
/*ANL C, bit addr 1: 1000 0010 */
OPHANDLER( anl_c_bitaddr )
{
int cy = GET_CY;
UINT8 addr = ROP_ARG(PC++); /*Grab bit address */
UINT8 bit = BIT_R(addr); /*Grab bit data from bit address */
SET_CY( (cy & bit) ); /*Set Carry flag to Carry Flag Value Logical AND with Bit */
}
/*ANL C,/bit addr 1: 1011 0000 */
OPHANDLER( anl_c_nbitaddr )
{
int cy = GET_CY;
UINT8 addr = ROP_ARG(PC++); /*Grab bit address */
UINT8 bit = BIT_R(addr); /*Grab bit data from bit address */
bit = ((~bit)&1); /*Complement bit */
SET_CY( (cy & bit) ); /*Set Carry flag to Carry Flag Value Logical AND with Complemented Bit */
}
/*CJNE A, #data, code addr 1: 1011 0100 */
OPHANDLER( cjne_a_byte )
{
UINT8 data = ROP_ARG(PC++); /*Grab data */
INT8 rel_addr = ROP_ARG(PC++); /*Grab relative code address */
if(ACC != data) /*Jump if values are not equal */
{
PC = PC + rel_addr;
}
/*Set carry flag to 1 if 1st compare value is < 2nd compare value */
SET_CY( (ACC < data) );
}
/*CJNE A, data addr, code addr 1: 1011 0101 */
OPHANDLER( cjne_a_mem )
{
UINT8 addr = ROP_ARG(PC++); /*Grab data address */
INT8 rel_addr = ROP_ARG(PC++); /*Grab relative code address */
UINT8 data = IRAM_R(addr); /*Pull value from data address */
if(ACC != data) /*Jump if values are not equal */
{
PC = PC + rel_addr;
}
/*Set carry flag to 1 if 1st compare value is < 2nd compare value */
SET_CY( (ACC < data) );
}
/*CJNE @R0/@R1, #data, code addr 1: 1011 011i */
OPHANDLER( cjne_ir_byte )
{
UINT8 data = ROP_ARG(PC++); /*Grab data */
INT8 rel_addr = ROP_ARG(PC++); /*Grab relative code address */
UINT8 srcdata = IRAM_IR(R_REG(r)); /*Grab value pointed to by R0 or R1 */
if(srcdata != data) /*Jump if values are not equal */
{
PC = PC + rel_addr;
}
/*Set carry flag to 1 if 1st compare value is < 2nd compare value */
SET_CY( (srcdata < data) );
}
/*CJNE R0 to R7, #data, code addr 1: 1011 1rrr */
OPHANDLER( cjne_r_byte )
{
UINT8 data = ROP_ARG(PC++); /*Grab data */
INT8 rel_addr = ROP_ARG(PC++); /*Grab relative code address */
UINT8 srcdata = R_REG(r); /*Grab value of R0 - R7 */
if(srcdata != data) /*Jump if values are not equal */
{
PC = PC + rel_addr;
}
/*Set carry flag to 1 if 1st compare value is < 2nd compare value */
SET_CY( (srcdata < data) );
}
/*CLR bit addr 1: 1100 0010 */
OPHANDLER( clr_bitaddr )
{
UINT8 addr = ROP_ARG(PC++); /*Grab bit address */
BIT_W(addr,0); /*Clear bit at specified bit address */
}
/*CLR C 1: 1100 0011 */
OPHANDLER( clr_c )
{
SET_CY(0); /*Clear Carry Flag */
}
/*CLR A 1: 1110 0100 */
OPHANDLER( clr_a )
{
SET_ACC(0); /*Clear Accumulator */
}
/*CPL bit addr 1: 1011 0010 */
OPHANDLER( cpl_bitaddr )
{
UINT8 addr = ROP_ARG(PC++); /*Grab bit address */
UINT8 data = (~BIT_R(addr))&1;
BIT_W(addr,data); /*Complement bit at specified bit address */
}
/*CPL C 1: 1011 0011 */
OPHANDLER( cpl_c )
{
UINT8 bit = (~GET_CY)&1; /*Complement Carry Flag */
SET_CY(bit);
}
/*CPL A 1: 1111 0100 */
OPHANDLER( cpl_a )
{
UINT8 data = ((~ACC)&0xff);
SET_ACC(data); /*Complement Accumulator */
}
/*DA A 1: 1101 0100 */
OPHANDLER( da_a )
{
/*From several sources, since none said the same thing:
The decimal adjust instruction is associated with the use of the ADD and ADDC instructions.
The eight-bit value in the accumulator is adjusted to form two BCD digits of four bits each.
If the accumulator contents bits 0-3 are greater than 9, OR the AC flag is set, then six is added to
produce a proper BCD digit.
If the carry is set, OR the four high bits 4-7 exceed nine, six is added to the value of these bits.
The carry flag will be set if the result is > 0x99, but not cleared otherwise */
UINT16 new_acc = ACC & 0xff;
if(GET_AC || (new_acc & 0x0f) > 0x09)
new_acc += 0x06;
if(GET_CY || ((new_acc & 0xf0) > 0x90) || (new_acc & ~0xff))
new_acc += 0x60;
SET_ACC(new_acc&0xff);
if(new_acc & ~0xff)
SET_CY(1);
}
/*DEC A 1: 0001 0100 */
OPHANDLER( dec_a )
{
SET_ACC(ACC-1);
}
/*DEC data addr 1: 0001 0101 */
OPHANDLER( dec_mem )
{
UINT8 addr = ROP_ARG(PC++); /*Grab data address */
UINT8 data = IRAM_R(addr);
IRAM_W(addr,data-1);
}
/*DEC @R0/@R1 1: 0001 011i */
OPHANDLER( dec_ir )
{
UINT8 data = IRAM_IR(R_REG(r));
IRAM_W(R_REG(r),data-1);
}
/*DEC R0 to R7 1: 0001 1rrr */
OPHANDLER( dec_r )
{
SET_REG(r, R_REG(r) - 1);
}
/*DIV AB 1: 1000 0100 */
OPHANDLER( div_ab )
{
if( B == 0 ) {
/*Overflow flag is set! */
SET_OV(1);
/*Really the values are undefined according to the manual, but we'll just leave them as is.. */
/*SET_ACC(0xff); */
/*SFR_W(B,0xff); */
}
else {
int a = (int)ACC / B;
int b = (int)ACC % B;
/*A gets quotient byte, B gets remainder byte */
SET_ACC(a);
B = b;
/*Overflow flag is cleared */
SET_OV(0);
}
/*Carry Flag is always cleared */
SET_CY(0);
}
/*DJNZ data addr, code addr 1: 1101 0101 */
OPHANDLER( djnz_mem )
{
UINT8 addr = ROP_ARG(PC++); /*Grab data address */
INT8 rel_addr = ROP_ARG(PC++); /*Grab relative code address */
IRAM_W(addr,IRAM_R(addr) - 1); /*Decrement value contained at data address */
if(IRAM_R(addr) != 0) /*Branch if contents of data address is not 0 */
{
PC = PC + rel_addr;
}
}
/*DJNZ R0 to R7,code addr 1: 1101 1rrr */
OPHANDLER( djnz_r )
{
INT8 rel_addr = ROP_ARG(PC++); /*Grab relative code address */
SET_REG(r ,R_REG(r) - 1); /*Decrement value */
if(R_REG(r) != 0) /*Branch if contents of R0 - R7 is not 0 */
{
PC = PC + rel_addr;
}
}
/*INC A 1: 0000 0100 */
OPHANDLER( inc_a )
{
SET_ACC(ACC+1);
}
/*INC data addr 1: 0000 0101 */
OPHANDLER( inc_mem )
{
UINT8 addr = ROP_ARG(PC++); /*Grab data address */
UINT8 data = IRAM_R(addr);
IRAM_W(addr,data+1);
}
/*INC @R0/@R1 1: 0000 011i */
OPHANDLER( inc_ir )
{
UINT8 data = IRAM_IR(R_REG(r));
IRAM_W(R_REG(r),data+1);
}
/*INC R0 to R7 1: 0000 1rrr */
OPHANDLER( inc_r )
{
UINT8 data = R_REG(r);
SET_REG(r, data + 1);
}
/*INC DPTR 1: 1010 0011 */
OPHANDLER( inc_dptr )
{
UINT16 dptr = (DPTR)+1;
SET_DPTR(dptr);
}
/*JB bit addr, code addr 1: 0010 0000 */
OPHANDLER( jb )
{
UINT8 addr = ROP_ARG(PC++); /*Grab bit address */
INT8 rel_addr = ROP_ARG(PC++); /*Grab relative code address */
if(BIT_R(addr)) /*If bit set at specified bit address, jump */
{
PC = PC + rel_addr;
}
}
/*JBC bit addr, code addr 1: 0001 0000 */
OPHANDLER( jbc )
{
UINT8 addr = ROP_ARG(PC++); /*Grab bit address */
INT8 rel_addr = ROP_ARG(PC++); /*Grab relative code address */
if(BIT_R(addr)) { /*If bit set at specified bit address, jump */
PC = PC + rel_addr;
BIT_W(addr,0); /*Clear Bit also */
}
}
/*JC code addr 1: 0100 0000 */
OPHANDLER( jc )
{
INT8 rel_addr = ROP_ARG(PC++); /*Grab relative code address */
if(GET_CY) /*Jump if Carry Flag Set */
{
PC = PC + rel_addr;
}
}
/*JMP @A+DPTR 1: 0111 0011 */
OPHANDLER( jmp_iadptr )
{
PC = ACC + DPTR;
}
/*JNB bit addr, code addr 1: 0011 0000 */
OPHANDLER( jnb )
{
UINT8 addr = ROP_ARG(PC++); /*Grab bit address */
INT8 rel_addr = ROP_ARG(PC++); /*Grab relative code address */
if(!BIT_R(addr)) /*If bit NOT set at specified bit address, jump */
{
PC = PC + rel_addr;
}
}
/*JNC code addr 1: 0101 0000 */
OPHANDLER( jnc )
{
INT8 rel_addr = ROP_ARG(PC++); /*Grab relative code address */
if(!GET_CY) /*Jump if Carry Flag not set */
{
PC = PC + rel_addr;
}
}
/*JNZ code addr 1: 0111 0000 */
OPHANDLER( jnz )
{
INT8 rel_addr = ROP_ARG(PC++); /*Grab relative code address */
if(ACC != 0) /*Branch if ACC is not 0 */
{
PC = PC+rel_addr;
}
}
/*JZ code addr 1: 0110 0000 */
OPHANDLER( jz )
{
INT8 rel_addr = ROP_ARG(PC++); /*Grab relative code address */
if(ACC == 0) /*Branch if ACC is 0 */
{
PC = PC+rel_addr;
}
}
/*LCALL code addr 1: 0001 0010 */
OPHANDLER( lcall )
{
UINT8 addr_hi, addr_lo;
addr_hi = ROP_ARG(PC++);
addr_lo = ROP_ARG(PC++);
PUSH_PC();
PC = (UINT16)((addr_hi<<8) | addr_lo);
}
/*LJMP code addr 1: 0000 0010 */
OPHANDLER( ljmp )
{
UINT8 addr_hi, addr_lo;
addr_hi = ROP_ARG(PC++);
addr_lo = ROP_ARG(PC++);
PC = (UINT16)((addr_hi<<8) | addr_lo);
}
/*MOV A, #data 1: 0111 0100 */
OPHANDLER( mov_a_byte )
{
UINT8 data = ROP_ARG(PC++); /*Grab data */
SET_ACC(data); /*Store data to ACC */
}
/*MOV A, data addr 1: 1110 0101 */
OPHANDLER( mov_a_mem )
{
UINT8 addr = ROP_ARG(PC++); /*Grab data address */
SET_ACC(IRAM_R(addr)); /*Store contents of data address to ACC */
}
/*MOV A,@RO/@R1 1: 1110 011i */
OPHANDLER( mov_a_ir )
{
SET_ACC(IRAM_IR(R_REG(r))); /*Store contents of address pointed by R0 or R1 to ACC */
}
/*MOV A,R0 to R7 1: 1110 1rrr */
OPHANDLER( mov_a_r )
{
SET_ACC(R_REG(r)); /*Store contents of R0 - R7 to ACC */
}
/*MOV data addr, #data 1: 0111 0101 */
OPHANDLER( mov_mem_byte )
{
UINT8 addr = ROP_ARG(PC++); /*Grab data address */
UINT8 data = ROP_ARG(PC++); /*Grab data */
IRAM_W(addr,data); /*Store data to data address location */
}
/*MOV data addr, data addr 1: 1000 0101 */
OPHANDLER( mov_mem_mem )
{
/*1st address is src, 2nd is dst, but the mov command works as mov dst,src) */
UINT8 src,dst;
src = ROP_ARG(PC++); /*Grab source data address */
dst = ROP_ARG(PC++); /*Grab destination data address */
IRAM_W(dst,IRAM_R(src)); /*Read source address contents and store to destination address */
}
/*MOV @R0/@R1, #data 1: 0111 011i */
OPHANDLER( mov_ir_byte )
{
UINT8 data = ROP_ARG(PC++); /*Grab data */
IRAM_IW(R_REG(r),data); /*Store data to address pointed by R0 or R1 */
}
/*MOV R0 to R7, #data 1: 0111 1rrr */
OPHANDLER( mov_r_byte )
{
UINT8 data = ROP_ARG(PC++); /*Grab data */
SET_REG(r, data); /*Store to R0 - R7 */
}
/*MOV data addr, @R0/@R1 1: 1000 011i */
OPHANDLER( mov_mem_ir )
{
UINT8 addr = ROP_ARG(PC++); /*Grab data address */
IRAM_W(addr,IRAM_IR(R_REG(r))); /*Store contents pointed to by R0 or R1 to data address */
}
/*MOV data addr,R0 to R7 1: 1000 1rrr */
OPHANDLER( mov_mem_r )
{
UINT8 addr = ROP_ARG(PC++); /*Grab data address */
IRAM_W(addr,R_REG(r)); /*Store contents of R0 - R7 to data address */
}
/*MOV DPTR, #data16 1: 1001 0000 */
OPHANDLER( mov_dptr_byte )
{
UINT8 data_hi, data_lo;
data_hi = ROP_ARG(PC++); /*Grab hi byte */
data_lo = ROP_ARG(PC++); /*Grab lo byte */
SET_DPTR((UINT16)((data_hi<<8)|data_lo)); /*Store to DPTR */
}
/*MOV bit addr, C 1: 1001 0010 */
OPHANDLER( mov_bitaddr_c )
{
UINT8 addr = ROP_ARG(PC++); /*Grab bit address */
BIT_W(addr,GET_CY); /*Store Carry Flag to Bit Address */
}
/*MOV @R0/@R1, data addr 1: 1010 011i */
OPHANDLER( mov_ir_mem )
{
UINT8 addr = ROP_ARG(PC++); /*Grab data address */
IRAM_IW(R_REG(r),IRAM_R(addr)); /*Store data from data address to address pointed to by R0 or R1 */
}
/*MOV R0 to R7, data addr 1: 1010 1rrr */
OPHANDLER( mov_r_mem )
{
UINT8 addr = ROP_ARG(PC++); /*Grab data address */
SET_REG(r, IRAM_R(addr)); /*Store to R0 - R7 */
}
/*MOV data addr, A 1: 1111 0101 */
OPHANDLER( mov_mem_a )
{
UINT8 addr = ROP_ARG(PC++); /*Grab data address */
IRAM_W(addr,ACC); /*Store A to data address */
}
/*MOV @R0/@R1, A 1: 1111 011i */
OPHANDLER( mov_ir_a )
{
IRAM_IW(R_REG(r),ACC); /*Store A to location pointed to by R0 or R1 */
}
/*MOV R0 to R7, A 1: 1111 1rrr */
OPHANDLER( mov_r_a )
{
SET_REG(r, ACC); /*Store A to R0-R7 */
}
/*MOVC A, @A + PC 1: 1000 0011 */
OPHANDLER( movc_a_iapc )
{
UINT8 data;
data = CODEMEM_R(ACC+PC); /*Move a byte from CODE(Program) Memory and store to ACC */
SET_ACC(data);
}
/*MOV C, bit addr 1: 1010 0010 */
OPHANDLER( mov_c_bitaddr )
{
UINT8 addr = ROP_ARG(PC++); /*Grab bit address */
SET_CY( (BIT_R(addr)) ); /*Store Bit from Bit Address to Carry Flag */
}
/*MOVC A, @A + DPTR 1: 1001 0011 */
OPHANDLER( movc_a_iadptr )
{
UINT8 data;
data = CODEMEM_R(ACC + DPTR); /*Move a byte from CODE(Program) Memory and store to ACC */
SET_ACC(data);
}
/*MOVX A,@DPTR 1: 1110 0000 */
/*(Move External Ram 16 bit address to A) */
OPHANDLER( movx_a_idptr )
{
/* UINT8 byte = DATAMEM_R(R_DPTR); //Grab 1 byte from External DATA memory pointed to by dptr */
UINT32 addr = ERAM_ADDR(DPTR, 0xFFFF);
UINT8 byte = DATAMEM_R(addr); /*Grab 1 byte from External DATA memory pointed to by dptr */
SET_ACC(byte); /*Store to ACC */
}
/*MOVX A, @R0/@R1 1: 1110 001i */
/*(Move External Ram 8 bit address to A) */
OPHANDLER( movx_a_ir )
{
UINT32 addr = ERAM_ADDR(R_REG(r),0xFF); /*Grab address by reading location pointed to by R0 or R1 */
UINT8 byte = DATAMEM_R(addr); /*Grab 1 byte from External DATA memory pointed to by address */
SET_ACC(byte); /*Store to ACC */
}
/*MOVX @DPTR,A 1: 1111 0000 */
/*(Move A to External Ram 16 bit address) */
OPHANDLER( movx_idptr_a )
{
/* DATAMEM_W(R_DPTR, ACC); //Store ACC to External DATA memory address pointed to by DPTR */
UINT32 addr = ERAM_ADDR(DPTR, 0xFFFF);
DATAMEM_W(addr, ACC); /*Store ACC to External DATA memory address pointed to by DPTR */
}
/*MOVX @R0/@R1,A 1: 1111 001i */
/*(Move A to External Ram 8 bit address) */
OPHANDLER( movx_ir_a )
{
UINT32 addr = ERAM_ADDR(R_REG(r),0xFF); /*Grab address by reading location pointed to by R0 or R1 */
DATAMEM_W(addr, ACC); /*Store ACC to External DATA memory address */
}
/*MUL AB 1: 1010 0100 */
OPHANDLER( mul_ab )
{
UINT16 result = ACC * B;
/*A gets lo bits, B gets hi bits of result */
B = (UINT8) ((result & 0xFF00) >> 8);
SET_ACC((UINT8)(result & 0x00FF));
/*Set flags */
SET_OV( ((result & 0x100) >> 8) ); /*Set/Clear Overflow Flag if result > 255 */
SET_CY(0); /*Carry Flag always cleared */
}
/*NOP 1: 0000 0000 */
OPHANDLER( nop )
{
}
/*ORL data addr, A 1: 0100 0010 */
OPHANDLER( orl_mem_a )
{
UINT8 addr = ROP_ARG(PC++); /*Grab data address */
UINT8 data = IRAM_R(addr); /*Grab data from data address */
IRAM_W(addr,data | ACC); /*Set data address value to it's value Logical OR with ACC */
}
/*ORL data addr, #data 1: 0100 0011 */
OPHANDLER( orl_mem_byte )
{
UINT8 addr = ROP_ARG(PC++); /*Grab data address */
UINT8 data = ROP_ARG(PC++); /*Grab data */
UINT8 srcdata = IRAM_R(addr); /*Grab data from data address */
IRAM_W(addr,srcdata | data); /*Set data address value to it's value Logical OR with Data */
}
/*ORL A, #data 1: 0100 0100 */
OPHANDLER( orl_a_byte )
{
UINT8 data = ROP_ARG(PC++); /*Grab data */
SET_ACC(ACC | data); /*Set ACC to value of ACC Logical OR with Data */
}
/*ORL A, data addr 1: 0100 0101 */
OPHANDLER( orl_a_mem )
{
UINT8 addr = ROP_ARG(PC++); /*Grab data address */
UINT8 data = IRAM_R(addr); /*Grab data from data address */
SET_ACC(ACC | data); /*Set ACC to value of ACC Logical OR with Data */
}
/*ORL A, @RO/@R1 1: 0100 011i */
OPHANDLER( orl_a_ir )
{
UINT8 data = IRAM_IR(R_REG(r)); /*Grab data from address R0 or R1 points to */
SET_ACC(ACC | data); /*Set ACC to value of ACC Logical OR with Data */
}
/*ORL A, RO to R7 1: 0100 1rrr */
OPHANDLER( orl_a_r )
{
UINT8 data = R_REG(r); /*Grab data from R0 - R7 */
SET_ACC(ACC | data); /*Set ACC to value of ACC Logical OR with Data */
}
/*ORL C, bit addr 1: 0111 0010 */
OPHANDLER( orl_c_bitaddr )
{
int cy = GET_CY;
UINT8 addr = ROP_ARG(PC++); /*Grab bit address */
UINT8 bit = BIT_R(addr); /*Grab bit data from bit address */
SET_CY( (cy | bit) ); /*Set Carry flag to Carry Flag Value Logical OR with Bit */
}
/*ORL C, /bit addr 1: 1010 0000 */
OPHANDLER( orl_c_nbitaddr )
{
int cy = GET_CY;
UINT8 addr = ROP_ARG(PC++); /*Grab bit address */
UINT8 bit = BIT_R(addr); /*Grab bit data from bit address */
bit = ((~bit)&1); /*Complement bit */
SET_CY( (cy | bit) ); /*Set Carry flag to Carry Flag Value Logical OR with Complemented Bit */
}
/*POP data addr 1: 1101 0000 */
OPHANDLER( pop )
{
UINT8 addr = ROP_ARG(PC++); /*Grab data address */
IRAM_W(addr, IRAM_IR(SP)); /*Store to contents of data addr, data pointed to by Stack - IRAM_IR needed to access upper 128 bytes of stack */
/*IRAM_IW(addr, IRAM_IR(R_SP)); //Store to contents of data addr, data pointed to by Stack - doesn't work, sfr's are not restored this way and it's not an indirect access anyway */
SP = SP-1; /*Decrement SP */
}
/*PUSH data addr 1: 1100 0000 */
OPHANDLER( push )
{
UINT8 addr = ROP_ARG(PC++); /*Grab data address */
UINT8 tmpSP = SP+1; /*Grab and Increment Stack Pointer */
SP = tmpSP; /* "" */
IRAM_IW(tmpSP, IRAM_R(addr)); /*Store to stack contents of data address - IRAM_IW needed to store to upper 128 bytes of stack, however, can't use IRAM_IR because that won't store the sfrs and it's not an indirect access anyway */
}
/*RET 1: 0010 0010 */
OPHANDLER( ret )
{
POP_PC();
}
/*RETI 1: 0011 0010 */
OPHANDLER( reti )
{
POP_PC();
CLEAR_CURRENT_IRQ();
}
/*RL A 1: 0010 0011 */
OPHANDLER( rl_a )
{
/*Left Shift A, Bit 7 carries to Bit 0 */
int carry = ((ACC & 0x80) >> 7);
int data = (ACC<<1) & 0xfe;
SET_ACC( data | carry);
}
/*RLC A 1: 0011 0011 */
OPHANDLER( rlc_a )
{
/*Left Shift A, Bit 7 goes to Carry Flag, Original Carry Flag goes to Bit 0 of ACC */
int carry = ((ACC & 0x80) >> 7);
int data = ((ACC<<1) & 0xfe) | GET_CY;
SET_ACC( data);
SET_CY(carry);
}
/*RR A 1: 0000 0011 */
OPHANDLER( rr_a )
{
/*Right Shift A, Bit 0 carries to Bit 7 */
int carry = ((ACC & 1) << 7);
int data = (ACC>>1) & 0x7f;
SET_ACC( data | carry);
}
/*RRC A 1: 0001 0011 */
OPHANDLER( rrc_a )
{
/*Right Shift A, Bit 0 goes to Carry Flag, Bit 7 of ACC gets set to original Carry Flag */
int carry = (ACC & 1);
int data = ((ACC>>1) & 0x7f) | (GET_CY<<7);
SET_ACC( data);
SET_CY(carry);
}
/*SETB C 1: 1101 0011 */
OPHANDLER( setb_c )
{
SET_CY(1); /*Set Carry Flag */
}
/*SETB bit addr 1: 1101 0010 */
OPHANDLER( setb_bitaddr )
{
UINT8 addr = ROP_ARG(PC++); /*Grab bit address */
BIT_W(addr,1); /*Set Bit at Bit Address */
}
/*SJMP code addr 1: 1000 0000 */
OPHANDLER( sjmp )
{
INT8 rel_addr = ROP_ARG(PC++); /*Grab relative code address */
PC = PC + rel_addr; /*Update PC */
}
/*SUBB A, #data 1: 1001 0100 */
OPHANDLER( subb_a_byte )
{
UINT8 data = ROP_ARG(PC++); /*Grab data */
UINT8 result = ACC - data - GET_CY; /*Subtract data & carry flag from accumulator */
DO_SUB_FLAGS(ACC,data,GET_CY); /*Set Flags */
SET_ACC(result); /*Store 8 bit result of addtion in ACC */
}
/*SUBB A, data addr 1: 1001 0101 */
OPHANDLER( subb_a_mem )
{
UINT8 addr = ROP_ARG(PC++); /*Grab data address */
UINT8 data = IRAM_R(addr); /*Grab data from data address */
UINT8 result = ACC - data - GET_CY; /*Subtract data & carry flag from accumulator */
DO_SUB_FLAGS(ACC,data,GET_CY); /*Set Flags */
SET_ACC(result); /*Store 8 bit result of addtion in ACC */
}
/*SUBB A, @R0/@R1 1: 1001 011i */
OPHANDLER( subb_a_ir )
{
UINT8 data = IRAM_IR(R_REG(r)); /*Grab data from memory pointed to by R0 or R1 */
UINT8 result = ACC - data - GET_CY; /*Subtract data & carry flag from accumulator */
DO_SUB_FLAGS(ACC,data,GET_CY); /*Set Flags */
SET_ACC(result); /*Store 8 bit result of addtion in ACC */
}
/*SUBB A, R0 to R7 1: 1001 1rrr */
OPHANDLER( subb_a_r )
{
UINT8 data = R_REG(r); /*Grab data from R0 - R7 */
UINT8 result = ACC - data - GET_CY; /*Subtract data & carry flag from accumulator */
DO_SUB_FLAGS(ACC,data,GET_CY); /*Set Flags */
SET_ACC(result); /*Store 8 bit result of addtion in ACC */
}
/*SWAP A 1: 1100 0100 */
OPHANDLER( swap_a )
{
UINT8 a_nib_lo, a_nib_hi;
a_nib_hi = (ACC & 0x0f) << 4; /*Grab lo byte of ACC and move to hi */
a_nib_lo = (ACC & 0xf0) >> 4; /*Grab hi byte of ACC and move to lo */
SET_ACC( a_nib_hi | a_nib_lo);
}
/*XCH A, data addr 1: 1100 0101 */
OPHANDLER( xch_a_mem )
{
UINT8 addr = ROP_ARG(PC++); /*Grab data address */
UINT8 data = IRAM_R(addr); /*Grab data */
UINT8 oldACC = ACC; /*Hold value of ACC */
SET_ACC(data); /*Sets ACC to data */
IRAM_W(addr,oldACC); /*Sets data address to old value of ACC */
}
/*XCH A, @RO/@R1 1: 1100 011i */
OPHANDLER( xch_a_ir )
{
UINT8 data = IRAM_IR(R_REG(r)); /*Grab data pointed to by R0 or R1 */
UINT8 oldACC = ACC; /*Hold value of ACC */
SET_ACC(data); /*Sets ACC to data */
IRAM_W(R_REG(r),oldACC); /*Sets data address to old value of ACC */
}
/*XCH A, RO to R7 1: 1100 1rrr */
OPHANDLER( xch_a_r )
{
UINT8 data = R_REG(r); /*Grab data from R0-R7 */
UINT8 oldACC = ACC; /*Hold value of ACC */
SET_ACC(data); /*Sets ACC to data */
SET_REG(r, oldACC); /*Sets data address to old value of ACC */
}
/*XCHD A, @R0/@R1 1: 1101 011i */
OPHANDLER( xchd_a_ir )
{
UINT8 acc, ir_data;
ir_data = IRAM_IR(R_REG(r)); /*Grab data pointed to by R0 or R1 */
acc = ACC; /*Grab ACC value */
SET_ACC( (acc & 0xf0) | (ir_data & 0x0f) ); /*Set ACC to lower nibble of data pointed to by R0 or R1 */
IRAM_W(R_REG(r), (ir_data & 0xf0) | (acc & 0x0f) ); /*Set data pointed to by R0 or R1 to lower nibble of ACC */
}
/*XRL data addr, A 1: 0110 0010 */
OPHANDLER( xrl_mem_a )
{
UINT8 addr = ROP_ARG(PC++); /*Grab data address */
UINT8 data = IRAM_R(addr); /*Grab data from data address */
IRAM_W(addr,data ^ ACC); /*Set data address value to it's value Logical XOR with ACC */
}
/*XRL data addr, #data 1: 0110 0011 */
OPHANDLER( xrl_mem_byte )
{
UINT8 addr = ROP_ARG(PC++); /*Grab data address */
UINT8 data = ROP_ARG(PC++); /*Grab data */
UINT8 srcdata = IRAM_R(addr); /*Grab data from data address */
IRAM_W(addr,srcdata ^ data); /*Set data address value to it's value Logical XOR with Data */
}
/*XRL A, #data 1: 0110 0100 */
OPHANDLER( xrl_a_byte )
{
UINT8 data = ROP_ARG(PC++); /*Grab data */
SET_ACC(ACC ^ data); /*Set ACC to value of ACC Logical XOR with Data */
}
/*XRL A, data addr 1: 0110 0101 */
OPHANDLER( xrl_a_mem )
{
UINT8 addr = ROP_ARG(PC++); /*Grab data address */
UINT8 data = IRAM_R(addr); /*Grab data from data address */
SET_ACC(ACC ^ data); /*Set ACC to value of ACC Logical XOR with Data */
}
/*XRL A, @R0/@R1 1: 0110 011i */
OPHANDLER( xrl_a_ir )
{
UINT8 data = IRAM_IR(R_REG(r)); /*Grab data from address R0 or R1 points to */
SET_ACC(ACC ^ data); /*Set ACC to value of ACC Logical XOR with Data */
}
/*XRL A, R0 to R7 1: 0110 1rrr */
OPHANDLER( xrl_a_r )
{
UINT8 data = R_REG(r); /*Grab data from R0 - R7 */
SET_ACC(ACC ^ data); /*Set ACC to value of ACC Logical XOR with Data */
}
/*illegal opcodes */
OPHANDLER( illegal )
{
LOG(("i8051 #%d: illegal opcode at 0x%03x: %02x\n", cpu_getactivecpu(), PC-1, r));
}
src/cpu/i86/i86.c
+48
View File
@@ -63,6 +63,7 @@ typedef struct
INT8 nmi_state;
INT8 irq_state;
int extra_cycles; /* extra cycles for interrupts */
INT8 test_state; /* the TEST input */
}
i86_Regs;
@@ -123,12 +124,53 @@ static void i86_state_register(void)
state_save_register_INT8( type, cpu, "NMI_STATE", &I.nmi_state, 1);
state_save_register_INT8( type, cpu, "IRQ_STATE", &I.irq_state, 1);
state_save_register_int( type, cpu, "EXTRA_CYCLES", &I.extra_cycles);
state_save_register_INT8( type, cpu, "TEST_STATE", &I.test_state, 1);
}
/* the 16-bit data bus, see i86intf.h */
int i86_bus16;
int i86_bus16_word;
unsigned i86_read_word16(unsigned ea)
{
unsigned lo, hi;
/* an odd address is two byte cycles on the 8086 too */
if (ea & 1)
{
lo = cpu_readmem20(ea);
hi = cpu_readmem20((ea + 1) & AMASK);
return lo | (hi << 8);
}
i86_bus16_word = 1;
lo = cpu_readmem20(ea);
hi = cpu_readmem20(ea + 1);
i86_bus16_word = 0;
return lo | (hi << 8);
}
void i86_write_word16(unsigned ea, unsigned val)
{
if (ea & 1)
{
cpu_writemem20(ea, val & 0xff);
cpu_writemem20((ea + 1) & AMASK, (val >> 8) & 0xff);
return;
}
i86_bus16_word = 1;
cpu_writemem20(ea, val & 0xff);
cpu_writemem20(ea + 1, (val >> 8) & 0xff);
i86_bus16_word = 0;
}
void i86_init(void)
{
unsigned int i, j, c;
BREGS reg_name[8] = {AL, CL, DL, BL, AH, CH, DH, BH};
/* the 16-bit data bus is off unless the driver turns it on */
i86_bus16 = 0;
i86_bus16_word = 0;
for (i = 0; i < 256; i++)
{
for (j = i, c = 0; j > 0; j >>= 1)
@@ -157,6 +199,7 @@ void i86_reset(void *param)
{
memset(&I, 0, sizeof (I));
I.test_state = 1;
I.sregs[CS] = 0xf000;
I.base[CS] = SegBase(CS);
I.pc = 0xffff0 & AMASK;
@@ -287,6 +330,11 @@ void i86_set_reg(int regnum, unsigned val)
void i86_set_irq_line(int irqline, int state)
{
if (irqline == I86_TEST_LINE)
{
I.test_state = (state != CLEAR_LINE);
return;
}
if (irqline == IRQ_LINE_NMI)
{
if (I.nmi_state == state)
src/cpu/i86/i86.h
+8 -4
View File
@@ -71,20 +71,24 @@ typedef enum { AL,AH,CL,CH,DL,DH,BL,BH,SPL,SPH,BPL,BPH,SIL,SIH,DIL,DIH } BREGS;
/************************************************************************/
/* the 16-bit data bus of the 8086 (see i86intf.h): off unless a driver turns it on */
unsigned i86_read_word16(unsigned ea);
void i86_write_word16(unsigned ea, unsigned val);
#define SegBase(Seg) (I.sregs[Seg] << 4)
#define DefaultBase(Seg) ((seg_prefix && (Seg == DS || Seg == SS)) ? prefix_base : I.base[Seg])
#define GetMemB(Seg,Off) (cpu_readmem20((DefaultBase(Seg) + (Off)) & AMASK))
#define GetMemW(Seg,Off) ((WORD)GetMemB(Seg, Off) + (WORD)(GetMemB(Seg, (Off) + 1) << 8))
#define GetMemW(Seg,Off) (i86_bus16 ? i86_read_word16((DefaultBase(Seg) + (Off)) & AMASK) : ((WORD)GetMemB(Seg, Off) + (WORD)(GetMemB(Seg, (Off) + 1) << 8)))
#define PutMemB(Seg,Off,x) cpu_writemem20((DefaultBase(Seg) + (Off)) & AMASK, (x))
#define PutMemW(Seg,Off,x) { PutMemB(Seg, Off, (x) & 0xff); PutMemB(Seg, (Off) + 1, ((x) >> 8) & 0xff); }
#define PutMemW(Seg,Off,x) { if (i86_bus16) i86_write_word16((DefaultBase(Seg) + (Off)) & AMASK, (x)); else { PutMemB(Seg, Off, (x) & 0xff); PutMemB(Seg, (Off) + 1, ((x) >> 8) & 0xff); } }
#define PEEKBYTE(ea) (cpu_readmem20((ea) & AMASK))
#define ReadByte(ea) (cpu_readmem20((ea) & AMASK))
#define ReadWord(ea) (cpu_readmem20((ea) & AMASK) + (cpu_readmem20(((ea) + 1) & AMASK) << 8))
#define ReadWord(ea) (i86_bus16 ? i86_read_word16((ea) & AMASK) : (cpu_readmem20((ea) & AMASK) + (cpu_readmem20(((ea) + 1) & AMASK) << 8)))
#define WriteByte(ea,val) cpu_writemem20((ea) & AMASK, val);
#define WriteWord(ea,val) { cpu_writemem20((ea) & AMASK, (val) & 0xff); cpu_writemem20(((ea) + 1) & AMASK, ((val) >> 8) & 0xff); }
#define WriteWord(ea,val) { if (i86_bus16) i86_write_word16((ea) & AMASK, (val)); else { cpu_writemem20((ea) & AMASK, (val) & 0xff); cpu_writemem20(((ea) + 1) & AMASK, ((val) >> 8) & 0xff); } }
#define read_port(port) cpu_readport16(port)
#define write_port(port,val) cpu_writeport16(port,val)
src/cpu/i86/i86intf.h
+14
View File
@@ -11,9 +11,23 @@ enum {
I86_VECTOR, I86_PENDING, I86_NMI_STATE, I86_IRQ_STATE
};
/* the TEST input (WAIT instruction): a CPU waits at a WAIT instruction
while it is cleared; it is asserted at reset, so WAIT goes on unless a
driver clears it */
#define I86_TEST_LINE 1
/* Public variables */
extern int i86_ICount;
/* The 8086 has a 16-bit data bus, but the core accesses memory a byte at a
time. A driver whose hardware needs an aligned word access to be one bus
cycle sets i86_bus16 (all the i86 CPUs of the machine): the core then
accesses an aligned word as its low byte then its high byte, with
i86_bus16_word set during the two accesses, so the handlers can make
them one 16-bit access. Off by default: nothing changes for the others. */
extern int i86_bus16;
extern int i86_bus16_word;
/* Public functions */
extern void i86_init(void);
src/cpu/i86/instr86.c
+37 -8
View File
@@ -544,8 +544,13 @@ static void PREFIX(rep)(int flagval)
for (; count > 0; count--)
{
if (ICOUNT <= 0) { I.pc = I.prevpc; break; }
PutMemB(ES,I.regs.w[DI],I.regs.b[AL]);
PutMemB(ES,I.regs.w[DI]+1,I.regs.b[AH]);
if (i86_bus16)
PutMemW(ES,I.regs.w[DI],I.regs.w[AX])
else
{
PutMemB(ES,I.regs.w[DI],I.regs.b[AL]);
PutMemB(ES,I.regs.w[DI]+1,I.regs.b[AH]);
}
I.regs.w[DI] += 2 * I.DirVal;
ICOUNT -= cycles.rep_stos16_count;
}
@@ -1994,6 +1999,15 @@ static void PREFIX86(_call_far)(void)
static void PREFIX86(_wait)(void) /* Opcode 0x9b */
{
#ifndef I286
/* the TEST input cleared: wait on this instruction */
if (!I.test_state)
{
ICOUNT = 0;
I.pc--;
return;
}
#endif
ICOUNT -= cycles.wait;
}
@@ -2060,8 +2074,13 @@ static void PREFIX86(_mov_axdisp)(void) /* Opcode 0xa1 */
addr += FETCH << 8;
ICOUNT -= cycles.mov_am16;
I.regs.b[AL] = GetMemB(DS, addr);
I.regs.b[AH] = GetMemB(DS, addr+1);
if (i86_bus16)
I.regs.w[AX] = GetMemW(DS, addr);
else
{
I.regs.b[AL] = GetMemB(DS, addr);
I.regs.b[AH] = GetMemB(DS, addr+1);
}
}
static void PREFIX86(_mov_dispal)(void) /* Opcode 0xa2 */
@@ -2083,8 +2102,13 @@ static void PREFIX86(_mov_dispax)(void) /* Opcode 0xa3 */
addr += FETCH << 8;
ICOUNT -= cycles.mov_ma16;
PutMemB(DS, addr, I.regs.b[AL]);
PutMemB(DS, addr+1, I.regs.b[AH]);
if (i86_bus16)
PutMemW(DS, addr, I.regs.w[AX])
else
{
PutMemB(DS, addr, I.regs.b[AL]);
PutMemB(DS, addr+1, I.regs.b[AH]);
}
}
static void PREFIX86(_movsb)(void) /* Opcode 0xa4 */
@@ -2148,8 +2172,13 @@ static void PREFIX86(_stosb)(void) /* Opcode 0xaa */
static void PREFIX86(_stosw)(void) /* Opcode 0xab */
{
PutMemB(ES,I.regs.w[DI],I.regs.b[AL]);
PutMemB(ES,I.regs.w[DI]+1,I.regs.b[AH]);
if (i86_bus16)
PutMemW(ES,I.regs.w[DI],I.regs.w[AX])
else
{
PutMemB(ES,I.regs.w[DI],I.regs.b[AL]);
PutMemB(ES,I.regs.w[DI]+1,I.regs.b[AH]);
}
I.regs.w[DI] += 2 * I.DirVal;
ICOUNT -= cycles.stos16;
}
src/cpu/i960/i960.c
+2783
View File
File diff suppressed because it is too large. Load diff
src/cpu/i960/i960.h
+67
View File
@@ -0,0 +1,67 @@
/***************************************************************************
Intel 80960KA/KB, from current MAME (src/devices/cpu/i960,
copyright Farfetch'd, R. Belmont, BSD-3-Clause), in C for MAME 2003.
***************************************************************************/
#ifndef I960_H
#define I960_H
#include "osd_cpu.h"
enum
{
I960_PFP = 0,
I960_SP = 1,
I960_RIP = 2,
I960_FP = 31
};
/* register numbers for get_reg / set_reg */
enum
{
I960_IPREG = 1, I960_PIPREG, I960_SATREG, I960_PRCBREG, I960_PCREG, I960_ACREG,
I960_R0REG
/* I960_R0REG + n: r0..r15 g0..g15 */
};
enum
{
I960_IRQ0 = 0,
I960_IRQ1 = 1,
I960_IRQ2 = 2,
I960_IRQ3 = 3
};
extern int i960_icount;
extern void i960_init(void);
extern void i960_reset(void *param);
extern void i960_exit(void);
extern int i960_execute(int cycles);
extern unsigned i960_get_context(void *dst);
extern void i960_set_context(void *src);
extern unsigned i960_get_reg(int regnum);
extern void i960_set_reg(int regnum, unsigned val);
extern void i960_set_irq_line(int irqline, int state);
extern void i960_set_irq_callback(int (*callback)(int irqline));
extern const char *i960_info(void *context, int regnum);
extern unsigned i960_dasm(char *buffer, unsigned pc);
/* Model 2: a FIFO access that cannot complete now (copro FIFO empty or
full) repeats the instruction later; a multi-word access already half
done resumes where it stopped (current MAME, i960_stall) */
extern void i960_stall(void);
/* the regions where ldl/ldt/ldq/stl/stt/stq step through the addresses
(current MAME's BURST flag); elsewhere (FIFOs, registers) every word
goes to the same address. NULL: everywhere. */
extern void i960_set_burst_callback(int (*is_burst)(UINT32 address));
/* the addresses an idle loop may read: reading them has no side effect
and their contents change only between timeslices (RAM, a status
register updated by an interrupt). NULL (default): idle loops are not
skipped. */
extern void i960_set_idle_read_callback(int (*read_ok)(UINT32 address));
#endif
src/cpu/konami/konami.c
+13
View File
@@ -470,6 +470,19 @@ void konami_set_reg(int regnum, unsigned val)
/****************************************************************************/
void konami_init(void)
{
int cpu = cpu_getactivecpu();
state_save_register_UINT16("konami", cpu, "PC", &PC, 1);
state_save_register_UINT16("konami", cpu, "U", &U, 1);
state_save_register_UINT16("konami", cpu, "S", &S, 1);
state_save_register_UINT16("konami", cpu, "X", &X, 1);
state_save_register_UINT16("konami", cpu, "Y", &Y, 1);
state_save_register_UINT16("konami", cpu, "D", &D, 1);
state_save_register_UINT8("konami", cpu, "DP", &DP, 1);
state_save_register_UINT8("konami", cpu, "CC", &CC, 1);
state_save_register_UINT8("konami", cpu, "INT", &konami.int_state, 1);
state_save_register_UINT8("konami", cpu, "NMI", &konami.nmi_state, 1);
state_save_register_UINT8("konami", cpu, "IRQ", &konami.irq_state[0], 1);
state_save_register_UINT8("konami", cpu, "FIRQ", &konami.irq_state[1], 1);
}
void konami_reset(void *param)
src/cpu/m37710/m37710.c
+1240
View File
File diff suppressed because it is too large. Load diff
src/cpu/m37710/m37710.h
+165
View File
@@ -0,0 +1,165 @@
#ifndef HEADER__M37710
#define HEADER__M37710
/* ======================================================================== */
/* =============================== COPYRIGHT ============================== */
/* ======================================================================== */
/*
M37710 CPU Emulator v0.1
mame2003-plus: backported from MAME 0.121 to the 0.78 CPU interface.
The on-chip registers (0x00-0x7f), on-chip RAM (0x80-0x27f) and, for the
M37702 with internal mask ROM, the internal ROM (0xc000-0xffff) are
handled inside the core. The on-chip I/O ports and ADC are routed to the
driver through m37710_set_io_handlers(). Single instance only.
*/
#include "osd_cpu.h"
/* ======================================================================== */
/* =============================== DEFINES ================================ */
/* ======================================================================== */
/*
Input lines - used with cpu_set_irq_line() and the like.
WARNING: these are in the same order as the vector table for simplicity.
Do not alter this order!
*/
enum
{
/* these interrupts are maskable */
M37710_LINE_ADC = 0,
M37710_LINE_UART1XMIT,
M37710_LINE_UART1RECV,
M37710_LINE_UART0XMIT,
M37710_LINE_UART0RECV,
M37710_LINE_TIMERB2,
M37710_LINE_TIMERB1,
M37710_LINE_TIMERB0,
M37710_LINE_TIMERA4,
M37710_LINE_TIMERA3,
M37710_LINE_TIMERA2,
M37710_LINE_TIMERA1,
M37710_LINE_TIMERA0,
M37710_LINE_IRQ2,
M37710_LINE_IRQ1,
M37710_LINE_IRQ0,
/* these interrupts are non-maskable */
M37710_LINE_WATCHDOG,
M37710_LINE_DEBUG,
M37710_LINE_BRK,
M37710_LINE_ZERODIV,
M37710_LINE_RESET,
/* these are not interrupts, they're signals external hardware can send */
M37710_LINE_TIMERA0TICK,
M37710_LINE_TIMERA1TICK,
M37710_LINE_TIMERA2TICK,
M37710_LINE_TIMERA3TICK,
M37710_LINE_TIMERA4TICK,
M37710_LINE_TIMERB0TICK,
M37710_LINE_TIMERB1TICK,
M37710_LINE_TIMERB2TICK,
M37710_LINE_MAX
};
/* Registers - used by m37710_set_reg() and m37710_get_reg() */
enum
{
M37710_PC=1, M37710_S, M37710_P, M37710_A, M37710_B, M37710_X, M37710_Y,
M37710_PB, M37710_DB, M37710_D, M37710_E,
M37710_NMI_STATE, M37710_IRQ_STATE
};
/* I/O ports */
enum
{
M37710_PORT0 = 0,
M37710_PORT1, M37710_PORT2, M37710_PORT3, M37710_PORT4,
M37710_PORT5, M37710_PORT6, M37710_PORT7, M37710_PORT8,
M37710_ADC0_L = 0x10, M37710_ADC0_H,
M37710_ADC1_L, M37710_ADC1_H, M37710_ADC2_L, M37710_ADC2_H, M37710_ADC3_L, M37710_ADC3_H,
M37710_ADC4_L, M37710_ADC4_H, M37710_ADC5_L, M37710_ADC5_H, M37710_ADC6_L, M37710_ADC6_H,
M37710_ADC7_L, M37710_ADC7_H,
M37710_SER0_REC = 0x20,
M37710_SER0_XMIT, M37710_SER1_REC, M37710_SER1_XMIT
};
/* ======================================================================== */
/* ============================== PROTOTYPES ============================== */
/* ======================================================================== */
typedef data8_t (*m37710_io_read_func)(int port);
typedef void (*m37710_io_write_func)(int port, data8_t data);
/* hook the on-chip ports/ADC to the driver */
void m37710_set_io_handlers(m37710_io_read_func readfn, m37710_io_write_func writefn);
/* M37702 with internal mask ROM: 16KB mapped at 0xc000-0xffff (NULL = external) */
void m37710_set_internal_rom(const UINT8 *rom);
/*
Speedup (0 = off): 'pc' (bank | address) starts a loop of 'count'
instructions that only polls memory written by interrupts (such as
"lda dp / beq loop"), so every pass leaves the same state. Once one
pass has run inside a timeslice, the whole passes that still fit in
it are skipped: registers, memory and cycles end up exactly as if
they had run.
*/
void m37710_set_idle_loop(UINT32 pc, int count);
extern int m37710_ICount; /* cycle count */
void m37710_init(void);
void m37710_reset(void *param);
void m37710_exit(void);
int m37710_execute(int cycles);
unsigned m37710_get_context(void *dst);
void m37710_set_context(void *src);
unsigned m37710_get_reg(int regnum);
void m37710_set_reg(int regnum, unsigned val);
void m37710_set_irq_line(int irqline, int state);
void m37710_set_irq_callback(int (*callback)(int irqline));
const char *m37710_info(void *context, int regnum);
unsigned m37710_dasm(char *buffer, unsigned pc);
#define m37702_ICount m37710_ICount
#define m37702_init m37710_init
#define m37702_reset m37710_reset
#define m37702_exit m37710_exit
#define m37702_execute m37710_execute
#define m37702_get_context m37710_get_context
#define m37702_set_context m37710_set_context
#define m37702_get_reg m37710_get_reg
#define m37702_set_reg m37710_set_reg
#define m37702_set_irq_line m37710_set_irq_line
#define m37702_set_irq_callback m37710_set_irq_callback
#define m37702_info m37710_info
#define m37702_dasm m37710_dasm
/* memory access, including the on-chip resources */
UINT8 m37710_mem_read8(UINT32 address);
UINT16 m37710_mem_read16(UINT32 address);
void m37710_mem_write8(UINT32 address, UINT8 data);
void m37710_mem_write16(UINT32 address, UINT16 data);
#undef M37710_CALL_DEBUGGER
#define M37710_CALL_DEBUGGER CALL_MAME_DEBUG
#define m37710_read_8(addr) m37710_mem_read8(addr)
#define m37710_write_8(addr,data) m37710_mem_write8(addr,data)
#define m37710_read_8_immediate(A) m37710_mem_read8(A)
#define m37710_read_16(addr) m37710_mem_read16(addr)
#define m37710_write_16(addr,data) m37710_mem_write16(addr,data)
#define m37710_jumping(A)
#define m37710_branching(A)
/* ======================================================================== */
/* ============================== END OF FILE ============================= */
/* ======================================================================== */
#endif /* HEADER__M37710 */
src/cpu/m37710/m37710cm.h
+323
View File
@@ -0,0 +1,323 @@
/* M37710/M37702 core internals: from MAME 0.121 (MAME license; R. Belmont,
based on the G65816 core by Karl Stenerud) */
#ifndef HEADER__M37710CM
#define HEADER__M37710CM
#define m37710i_branching(A)
#define m37710i_jumping(A)
/* ======================================================================== */
/* ================================ INCLUDES ============================== */
/* ======================================================================== */
#include <limits.h>
#include "driver.h"
#include "cpuintrf.h"
#include "mamedbg.h"
#include "m37710.h"
/* ======================================================================== */
/* ================================ GENERAL =============================== */
/* ======================================================================== */
/* Fallback on static if we don't have inline */
/* This should be set to the default size of your processor (min 16 bit) */
#undef uint
#define uint unsigned int
#undef uint8
#define uint8 unsigned char
#undef int8
/* Allow for architectures that don't have 8-bit sizes */
#if UCHAR_MAX == 0xff
#define int8 char
#define MAKE_INT_8(A) (int8)((A)&0xff)
#else
#define int8 int
static INLINE int MAKE_INT_8(int A) {return (A & 0x80) ? A | ~0xff : A & 0xff;}
#endif /* UCHAR_MAX == 0xff */
#define MAKE_UINT_8(A) ((A)&0xff)
#define MAKE_UINT_16(A) ((A)&0xffff)
#define MAKE_UINT_24(A) ((A)&0xffffff)
/* Bits */
#define BIT_0 0x01
#define BIT_1 0x02
#define BIT_2 0x04
#define BIT_3 0x08
#define BIT_4 0x10
#define BIT_5 0x20
#define BIT_6 0x40
#define BIT_7 0x80
/* ======================================================================== */
/* ================================== CPU ================================= */
/* ======================================================================== */
/* CPU Structure */
typedef struct
{
uint a; /* Accumulator */
uint b; /* holds high byte of accumulator */
uint ba; /* Secondary Accumulator */
uint bb; /* holds high byte of secondary accumulator */
uint x; /* Index Register X */
uint y; /* Index Register Y */
uint s; /* Stack Pointer */
uint pc; /* Program Counter */
uint ppc; /* Previous Program Counter */
uint pb; /* Program Bank (shifted left 16) */
uint db; /* Data Bank (shifted left 16) */
uint d; /* Direct Register */
uint flag_e; /* Emulation Mode Flag */
uint flag_m; /* Memory/Accumulator Select Flag */
uint flag_x; /* Index Select Flag */
uint flag_n; /* Negative Flag */
uint flag_v; /* Overflow Flag */
uint flag_d; /* Decimal Mode Flag */
uint flag_i; /* Interrupt Mask Flag */
uint flag_z; /* Zero Flag (inverted) */
uint flag_c; /* Carry Flag */
uint line_irq; /* Bitmask of pending IRQs */
uint ipl; /* Interrupt priority level (top of PSW) */
uint ir; /* Instruction Register */
uint im; /* Immediate load value */
uint im2; /* Immediate load target */
uint im3; /* Immediate load target */
uint im4; /* Immediate load target */
uint irq_delay; /* delay 1 instruction before checking irq */
uint irq_level; /* irq level */
int (*int_ack)(int); /* Interrupt Acknowledge */
uint stopped; /* Sets how the CPU is stopped */
void (**opcodes)(void); /* opcodes with no prefix */
void (**opcodes42)(void); /* opcodes with 0x42 prefix */
void (**opcodes89)(void); /* opcodes with 0x89 prefix */
uint (*get_reg)(int regnum);
void (*set_reg)(int regnum, uint val);
void (*set_line)(int line, int state);
int (*execute)(int cycles);
/* on-board peripheral stuff */
UINT8 m37710_regs[128];
double reload[8];
mame_timer *timers[8];
double timer_left[8]; /* saved: time left of each timer (< 0: not armed) */
} m37710i_cpu_struct;
extern m37710i_cpu_struct m37710i_cpu;
extern UINT32 m37710_idle_pc;
extern int m37710_idle_count, m37710_idle_since, m37710_idle_clocks;
extern int m37710_ICount;
extern uint m37710i_source;
extern uint m37710i_destination;
extern uint m37710i_adc_tbl[];
extern uint m37710i_sbc_tbl[];
extern void (**m37710i_opcodes[])(void);
extern void (**m37710i_opcodes2[])(void);
extern void (**m37710i_opcodes3[])(void);
extern uint (*m37710i_get_reg[])(int regnum);
extern void (*m37710i_set_reg[])(int regnum, uint val);
extern void (*m37710i_set_line[])(int line, int state);
extern int (*m37710i_execute[])(int cycles);
#define REG_A m37710i_cpu.a /* Accumulator */
#define REG_B m37710i_cpu.b /* Accumulator hi byte */
#define REG_BA m37710i_cpu.ba /* Secondary Accumulator */
#define REG_BB m37710i_cpu.bb /* Secondary Accumulator hi byte */
#define REG_X m37710i_cpu.x /* Index X Register */
#define REG_Y m37710i_cpu.y /* Index Y Register */
#define REG_S m37710i_cpu.s /* Stack Pointer */
#define REG_PC m37710i_cpu.pc /* Program Counter */
#define REG_PPC m37710i_cpu.ppc /* Previous Program Counter */
#define REG_PB m37710i_cpu.pb /* Program Bank */
#define REG_DB m37710i_cpu.db /* Data Bank */
#define REG_D m37710i_cpu.d /* Direct Register */
#define FLAG_M m37710i_cpu.flag_m /* Memory/Accumulator Select Flag */
#define FLAG_X m37710i_cpu.flag_x /* Index Select Flag */
#define FLAG_N m37710i_cpu.flag_n /* Negative Flag */
#define FLAG_V m37710i_cpu.flag_v /* Overflow Flag */
#define FLAG_D m37710i_cpu.flag_d /* Decimal Mode Flag */
#define FLAG_I m37710i_cpu.flag_i /* Interrupt Mask Flag */
#define FLAG_Z m37710i_cpu.flag_z /* Zero Flag (inverted) */
#define FLAG_C m37710i_cpu.flag_c /* Carry Flag */
#define LINE_IRQ m37710i_cpu.line_irq /* Status of the IRQ line */
#define REG_IR m37710i_cpu.ir /* Instruction Register */
#define REG_IM m37710i_cpu.im /* Immediate load value */
#define REG_IM2 m37710i_cpu.im2 /* Immediate load target */
#define REG_IM3 m37710i_cpu.im3 /* Immediate load target */
#define REG_IM4 m37710i_cpu.im4 /* Immediate load target */
#define INT_ACK m37710i_cpu.int_ack /* Interrupt Acknowledge function pointer */
#define CLOCKS m37710_ICount /* Clock cycles remaining */
#define IRQ_DELAY m37710i_cpu.irq_delay /* Delay 1 instruction before checking IRQ */
#define CPU_STOPPED m37710i_cpu.stopped /* Stopped status of the CPU */
#define FTABLE_OPCODES m37710i_cpu.opcodes
#define FTABLE_OPCODES2 m37710i_cpu.opcodes42
#define FTABLE_OPCODES3 m37710i_cpu.opcodes89
#define FTABLE_GET_REG m37710i_cpu.get_reg
#define FTABLE_SET_REG m37710i_cpu.set_reg
#define FTABLE_SET_LINE m37710i_cpu.set_line
#define FTABLE_EXECUTE m37710i_cpu.execute
#define SRC m37710i_source /* Source Operand */
#define DST m37710i_destination /* Destination Operand */
#define STOP_LEVEL_WAI 1
#define STOP_LEVEL_STOP 2
#define EXECUTION_MODE_M0X0 0
#define EXECUTION_MODE_M0X1 1
#define EXECUTION_MODE_M1X0 2
#define EXECUTION_MODE_M1X1 3
static INLINE void m37710i_set_execution_mode(uint mode)
{
FTABLE_OPCODES = m37710i_opcodes[mode];
FTABLE_OPCODES2 = m37710i_opcodes2[mode];
FTABLE_OPCODES3 = m37710i_opcodes3[mode];
FTABLE_GET_REG = m37710i_get_reg[mode];
FTABLE_SET_REG = m37710i_set_reg[mode];
FTABLE_SET_LINE = m37710i_set_line[mode];
FTABLE_EXECUTE = m37710i_execute[mode];
}
/* ======================================================================== */
/* ================================= CLOCK ================================ */
/* ======================================================================== */
#define CLK_OP 1
#define CLK_R8 1
#define CLK_R16 2
#define CLK_R24 3
#define CLK_W8 1
#define CLK_W16 2
#define CLK_W24 3
#define CLK_RMW8 3
#define CLK_RMW16 5
#define CLK_IMPLIED 1
#define CLK_IMPLIED 1
#define CLK_RELATIVE_8 1
#define CLK_RELATIVE_16 2
#define CLK_IMM 0
#define CLK_AI 4
#define CLK_AXI 4
#define CLK_A 2
#define CLK_AL 3
#define CLK_ALX 3
#define CLK_AX 2
#define CLK_AY 2
#define CLK_D 1
#define CLK_DI 3
#define CLK_DIY 3
#define CLK_DLI 4
#define CLK_DLIY 4
#define CLK_DX 2
#define CLK_DXI 4
#define CLK_DY 2
#define CLK_S 2
#define CLK_SIY 5
/* AX and AY addressing modes take 1 extra cycle when writing */
#define CLK_W_IMM 0
#define CLK_W_AI 4
#define CLK_W_AXI 4
#define CLK_W_A 2
#define CLK_W_AL 3
#define CLK_W_ALX 3
#define CLK_W_AX 3
#define CLK_W_AY 3
#define CLK_W_D 1
#define CLK_W_DI 3
#define CLK_W_DIY 3
#define CLK_W_DLI 4
#define CLK_W_DLIY 4
#define CLK_W_DX 2
#define CLK_W_DXI 4
#define CLK_W_DY 2
#define CLK_W_S 2
#define CLK_W_SIY 5
#define CLK(A) CLOCKS -= (A)
#define USE_ALL_CLKS() CLOCKS = 0
/* ======================================================================== */
/* ============================ STATUS REGISTER =========================== */
/* ======================================================================== */
/* Flag positions in Processor Status Register */
/* common */
#define FLAGPOS_N BIT_7 /* Negative */
#define FLAGPOS_V BIT_6 /* Overflow */
#define FLAGPOS_D BIT_3 /* Decimal Mode */
#define FLAGPOS_I BIT_2 /* Interrupt Mask */
#define FLAGPOS_Z BIT_1 /* Zero */
#define FLAGPOS_C BIT_0 /* Carry */
/* emulation */
#define FLAGPOS_R BIT_5 /* Reserved */
#define FLAGPOS_B BIT_4 /* BRK Instruction */
/* native */
#define FLAGPOS_M BIT_5 /* Mem/Reg Select */
#define FLAGPOS_X BIT_4 /* Index Select */
#define EFLAG_SET 1
#define EFLAG_CLEAR 0
#define MFLAG_SET FLAGPOS_M
#define MFLAG_CLEAR 0
#define XFLAG_SET FLAGPOS_X
#define XFLAG_CLEAR 0
#define NFLAG_SET 0x80
#define NFLAG_CLEAR 0
#define VFLAG_SET 0x80
#define VFLAG_CLEAR 0
#define DFLAG_SET FLAGPOS_D
#define DFLAG_CLEAR 0
#define IFLAG_SET FLAGPOS_I
#define IFLAG_CLEAR 0
#define BFLAG_SET FLAGPOS_B
#define BFLAG_CLEAR 0
#define ZFLAG_SET 0
#define ZFLAG_CLEAR 1
#define CFLAG_SET 0x100
#define CFLAG_CLEAR 0
/* Codition code tests */
#define COND_CC() (!(FLAG_C&0x100)) /* Carry Clear */
#define COND_CS() (FLAG_C&0x100) /* Carry Set */
#define COND_EQ() (!FLAG_Z) /* Equal */
#define COND_NE() FLAG_Z /* Not Equal */
#define COND_MI() (FLAG_N&0x80) /* Minus */
#define COND_PL() (!(FLAG_N&0x80)) /* Plus */
#define COND_VC() (!(FLAG_V&0x80)) /* Overflow Clear */
#define COND_VS() (FLAG_V&0x80) /* Overflow Set */
/* Set Overflow flag in math operations */
#define VFLAG_ADD_8(S, D, R) ((S^R) & (D^R))
#define VFLAG_ADD_16(S, D, R) (((S^R) & (D^R))>>8)
#define VFLAG_SUB_8(S, D, R) ((S^D) & (R^D))
#define VFLAG_SUB_16(S, D, R) (((S^D) & (R^D))>>8)
#define CFLAG_8(A) (A)
#define CFLAG_16(A) ((A)>>8)
#define NFLAG_8(A) (A)
#define NFLAG_16(A) ((A)>>8)
#define CFLAG_AS_1() ((FLAG_C>>8)&1)
/* update IRQ state (internal use only) */
void m37710i_update_irqs(void);
/* ======================================================================== */
/* ================================== CPU ================================= */
/* ======================================================================== */
#endif /* HEADER__M37710CM */
src/cpu/m37710/m37710o0.c
+4
View File
@@ -0,0 +1,4 @@
/* M37710 opcode table instance: from MAME 0.121 (MAME license; R. Belmont) */
#include "m37710cm.h"
#define EXECUTION_MODE EXECUTION_MODE_M0X0
#include "m37710op.h"
src/cpu/m37710/m37710o1.c
+4
View File
@@ -0,0 +1,4 @@
/* M37710 opcode table instance: from MAME 0.121 (MAME license; R. Belmont) */
#include "m37710cm.h"
#define EXECUTION_MODE EXECUTION_MODE_M0X1
#include "m37710op.h"
src/cpu/m37710/m37710o2.c
+4
View File
@@ -0,0 +1,4 @@
/* M37710 opcode table instance: from MAME 0.121 (MAME license; R. Belmont) */
#include "m37710cm.h"
#define EXECUTION_MODE EXECUTION_MODE_M1X0
#include "m37710op.h"
src/cpu/m37710/m37710o3.c
+4
View File
@@ -0,0 +1,4 @@
/* M37710 opcode table instance: from MAME 0.121 (MAME license; R. Belmont) */
#include "m37710cm.h"
#define EXECUTION_MODE EXECUTION_MODE_M1X1
#include "m37710op.h"
src/cpu/m37710/m37710op.h
+3085
View File
File diff suppressed because it is too large. Load diff
src/cpu/m68000/m68k.h
+8
View File
@@ -260,6 +260,14 @@ void m68k_set_fc_callback(void (*callback)(unsigned int new_fc));
*/
void m68k_set_instr_hook_callback(void (*callback)(void));
/* Called after CMPI.L #imm,Dn with the immediate value and the register
* number, and when an RTE is executed in supervisor mode. The FD1094 changes
* its decryption state on these. Shared by all the 68000 CPUs; m68k_init()
* clears them.
*/
extern void (*m68k_cmpild_callback)(unsigned int val, int reg);
extern void (*m68k_rte_callback)(void);
/* ======================================================================== */
src/cpu/m68000/m68k_in.c
+16
View File
@@ -4178,6 +4178,14 @@ M68KMAKE_OP(cmpi, 32, ., d)
FLAG_Z = MASK_OUT_ABOVE_32(res);
FLAG_V = VFLAG_SUB_32(src, dst, res);
FLAG_C = CFLAG_SUB_32(src, dst, res);
if (m68k_cmpild_callback)
{
m68k_cmpild_callback(src, REG_IR & 7);
#if M68K_EMULATE_PREFETCH
CPU_PREF_ADDR = 1; /* the next words are fetched again (FD1094 state change) */
#endif
}
}
@@ -8968,6 +8976,14 @@ M68KMAKE_OP(rte, 32, ., .)
m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
if (m68k_rte_callback)
{
m68k_rte_callback();
#if M68K_EMULATE_PREFETCH
CPU_PREF_ADDR = 1; /* fetched again with the new state */
#endif
}
if(CPU_TYPE_IS_000(CPU_TYPE))
{
new_sr = m68ki_pull_16();
src/cpu/m68000/m68kcpu.c
+6
View File
@@ -68,6 +68,10 @@ char* m68ki_cpu_names[9] =
/* The CPU core */
m68ki_cpu_core m68ki_cpu = {0};
/* FD1094 hooks, shared by all the 68000 CPUs (see m68k.h) */
void (*m68k_cmpild_callback)(unsigned int val, int reg) = NULL;
void (*m68k_rte_callback)(void) = NULL;
#if M68K_EMULATE_ADDRESS_ERROR
jmp_buf m68ki_aerr_trap;
#endif /* M68K_EMULATE_ADDRESS_ERROR */
@@ -755,6 +759,8 @@ void m68k_init(void)
m68k_set_pc_changed_callback(NULL);
m68k_set_fc_callback(NULL);
m68k_set_instr_hook_callback(NULL);
m68k_cmpild_callback = NULL;
m68k_rte_callback = NULL;
}
/* Pulse the RESET line on the CPU */
src/cpu/m68000/m68kopac.c
+8
View File
@@ -11782,6 +11782,14 @@ void m68k_op_cmpi_32_d(void)
FLAG_Z = MASK_OUT_ABOVE_32(res);
FLAG_V = VFLAG_SUB_32(src, dst, res);
FLAG_C = CFLAG_SUB_32(src, dst, res);
if (m68k_cmpild_callback)
{
m68k_cmpild_callback(src, REG_IR & 7);
#if M68K_EMULATE_PREFETCH
CPU_PREF_ADDR = 1; /* the next words are fetched again (FD1094 state change) */
#endif
}
}
src/cpu/m68000/m68kopnz.c
+8
View File
@@ -3924,6 +3924,14 @@ void m68k_op_rte_32(void)
m68ki_trace_t0(); /* auto-disable (see m68kcpu.h) */
if (m68k_rte_callback)
{
m68k_rte_callback();
#if M68K_EMULATE_PREFETCH
CPU_PREF_ADDR = 1; /* fetched again with the new state */
#endif
}
if(CPU_TYPE_IS_000(CPU_TYPE))
{
new_sr = m68ki_pull_16();
src/cpu/m68000_cyclone/c68000.c
+2 -13
View File
@@ -1,19 +1,10 @@
#include "c68000.h"
#include "driver.h"
#include "cpuintrf.h"
#include "cyclone.h"
#include "memory.h"
typedef struct
{
struct Cyclone regs;
int pending_interrupts;
int (*MAMEIrqCallback)(int int_level);
} Cyclone_Regs;
static Cyclone_Regs cyclone;
int cyclone_ICount;
Cyclone_Regs cyclone;
static unsigned int MyCheckPc(unsigned int pc)
{
@@ -129,9 +120,7 @@ unsigned cyclone_get_context(void *dst)
int cyclone_execute(int cycles)
{
cyclone.regs.cycles = cycles;
cyclone_ICount = cyclone.regs.cycles;
CycloneRun(&cyclone.regs);
cyclone_ICount = cyclone.regs.cycles;
return (cycles - cyclone.regs.cycles);
}
@@ -263,7 +252,7 @@ const char *cyclone_info(void *context, int regnum)
{
case CPU_INFO_NAME: return "Cyclone 68000";
case CPU_INFO_FAMILY: return "Motorola 68K";
case CPU_INFO_VERSION: return "v0.0088";
case CPU_INFO_VERSION: return "v0.0099";
case CPU_INFO_FILE: return __FILE__;
case CPU_INFO_CREDITS: return "Copyright Copyright 2004-2007 Dave, Reesy and Notaz. All rights reserved";
}
src/cpu/m68000_cyclone/c68000.h
+11 -1
View File
@@ -1,7 +1,17 @@
#ifndef C68000_H
#define C68000_H
#include "cyclone.h"
extern int cyclone_ICount;
typedef struct
{
struct Cyclone regs;
int pending_interrupts;
int (*MAMEIrqCallback)(int int_level);
} Cyclone_Regs;
extern Cyclone_Regs cyclone;
#define cyclone_ICount cyclone.regs.cycles
#define cyclone_INT_NONE 0
#define cyclone_IRQ_1 1
src/cpu/m68000_cyclone/cyclone.s → src/cpu/m68000_cyclone/cyclone.S
+1308 -230
View File
File diff suppressed because it is too large. Load diff
src/cpu/mb86233/mb86233.c
+1255
View File
File diff suppressed because it is too large. Load diff
src/cpu/mb86233/mb86233.h
+46
View File
@@ -0,0 +1,46 @@
/***************************************************************************
Fujitsu MB86233/MB86234 (TGP), from current MAME
(src/devices/cpu/mb86233, copyright Olivier Galibert, BSD-3-Clause),
in C for MAME 2003. The four address spaces (program, data, io and
register file) are driver callbacks.
***************************************************************************/
#ifndef MB86233_H
#define MB86233_H
#include "osd_cpu.h"
struct mb86233_config
{
UINT32 (*prog_r)( UINT32 offset );
UINT32 (*data_r)( UINT32 offset );
void (*data_w)( UINT32 offset, UINT32 data );
UINT32 (*io_r)( UINT32 offset );
void (*io_w)( UINT32 offset, UINT32 data );
UINT32 (*rf_r)( UINT32 offset );
void (*rf_w)( UINT32 offset, UINT32 data );
};
extern int mb86233_icount;
extern void mb86233_init(void);
extern void mb86233_reset(void *param);
extern void mb86233_exit(void);
extern int mb86233_execute(int cycles);
extern unsigned mb86233_get_context(void *dst);
extern void mb86233_set_context(void *src);
extern unsigned mb86233_get_reg(int regnum);
extern void mb86233_set_reg(int regnum, unsigned val);
extern void mb86233_set_irq_line(int irqline, int state);
extern void mb86233_set_irq_callback(int (*callback)(int irqline));
extern const char *mb86233_info(void *context, int regnum);
extern unsigned mb86233_dasm(char *buffer, unsigned pc);
/* a memory callback that cannot complete now (FIFO empty or full):
the instruction is repeated */
extern void mb86233_stall(void);
extern void mb86233_gpio_w(int pin, int state);
#endif
src/cpu/mb86235/mb86235.c
+1445
View File
File diff suppressed because it is too large. Load diff
src/cpu/mb86235/mb86235.h
+50
View File
@@ -0,0 +1,50 @@
/***************************************************************************
Fujitsu MB86235 "TGPx4", from current MAME
(src/devices/cpu/mb86235; copyright Angelo Salese, ElSemi, Ville Linde,
Matthew Daniels, BSD-3-Clause), the interpreter in C for MAME 2003.
Program memory, the external bus and the FIFOs are driver callbacks;
the internal A and B bus RAMs are part of the CPU.
***************************************************************************/
#ifndef MB86235_H
#define MB86235_H
#include "osd_cpu.h"
#define MB86235_FIFO_IFF 0 /* input FIFO full */
#define MB86235_FIFO_IFE 1 /* input FIFO empty */
#define MB86235_FIFO_OFF 2 /* output FIFO full */
#define MB86235_FIFO_OFE 3 /* output FIFO empty */
struct mb86235_config
{
UINT64 (*prog_r)( UINT32 offset ); /* 64-bit words, 12-bit address */
UINT32 (*ext_r)( UINT32 offset ); /* external bus, dword address */
void (*ext_w)( UINT32 offset, UINT32 data );
UINT32 (*fifoin_r)( void ); /* calls mb86235_stall() when empty */
void (*fifoout_w)( UINT32 data );
int (*fifo_flag)( int which );
void (*fifo_clear)( int which ); /* 0: input, 1: output */
};
extern int mb86235_icount;
extern void mb86235_init(void);
extern void mb86235_reset(void *param);
extern void mb86235_exit(void);
extern int mb86235_execute(int cycles);
extern unsigned mb86235_get_context(void *dst);
extern void mb86235_set_context(void *src);
extern unsigned mb86235_get_reg(int regnum);
extern void mb86235_set_reg(int regnum, unsigned val);
extern void mb86235_set_irq_line(int irqline, int state);
extern void mb86235_set_irq_callback(int (*callback)(int irqline));
extern const char *mb86235_info(void *context, int regnum);
extern unsigned mb86235_dasm(char *buffer, unsigned pc);
/* a FIFO read that cannot complete now: the instruction is repeated */
extern void mb86235_stall(void);
#endif
src/cpu/mips/mips3.c
+457 -1
View File
@@ -13,6 +13,7 @@
**
**#################################################################################################*/
#include "mips3jit.h"
#include <stdio.h>
#include <stddef.h>
#include <stdlib.h>
@@ -21,6 +22,7 @@
#include "driver.h"
#include "mamedbg.h"
#include "mips3.h"
#include "state.h"
#define ENABLE_OVERFLOWS 0
@@ -292,6 +294,193 @@ static const memory_handlers le_memory =
/*###################################################################################################
** OPTIONAL SPEEDUPS
**
** Off unless a driver enables them (currently only Killer Instinct):
** - fast RAM: plain RAM regions read and written through a direct pointer
** instead of the memory system, including instruction fetch;
** - idle loop: a loop that polls the COP0 Cause register for an interrupt
** gives up the rest of its timeslice instead of spinning.
** They live outside the CPU context and are cleared by mips3_init().
**#################################################################################################*/
#define MIPS3_MAX_FASTRAM 8
struct mips3_fastram
{
offs_t start;
offs_t end;
UINT8 * base;
UINT8 readonly;
int wait; /* cycles each data read costs (wait states), 0 = none */
};
static struct mips3_fastram fastram[MIPS3_MAX_FASTRAM];
static int fastram_count;
static offs_t fastram_byte_xor, fastram_word_xor;
static memory_handlers fastram_slow; /* handlers for everything else */
static int fastram_has_wait; /* a region with read wait states exists */
/* exact skip of the loops that poll Cause for an interrupt (see cause_poll_skip) */
#define MIPS3_MAX_POLLREAD 4
static int cause_poll_enabled;
static struct { offs_t start, end; } pollread[MIPS3_MAX_POLLREAD];
static int pollread_count;
void mips3_add_fastram(offs_t start, offs_t end, int readonly, void *base)
{
mips3_add_fastram_wait(start, end, readonly, base, 0);
}
/* the same, with wait states: each data read (not instruction fetch) costs */
/* wait cycles, as a slow ROM does (instruction fetch and translation stay direct) */
void mips3_add_fastram_wait(offs_t start, offs_t end, int readonly, void *base, int wait)
{
if (fastram_count < MIPS3_MAX_FASTRAM)
{
fastram[fastram_count].start = start;
fastram[fastram_count].end = end;
fastram[fastram_count].base = (UINT8 *)base;
fastram[fastram_count].readonly = readonly;
fastram[fastram_count].wait = wait;
if (wait)
fastram_has_wait = 1;
fastram_count++;
}
}
void mips3_set_cause_poll_skip(int enable)
{
cause_poll_enabled = enable;
}
void mips3_add_poll_read(offs_t start, offs_t end)
{
if (pollread_count < MIPS3_MAX_POLLREAD)
{
pollread[pollread_count].start = start;
pollread[pollread_count].end = end;
pollread_count++;
}
}
static struct mips3_fastram *fastram_last = &fastram[0];
/* recompiler hook (mips3jit.c): a write may hit translated code */
static INLINE void jit_check_write(const void *host);
static INLINE struct mips3_fastram *find_fastram(offs_t address)
{
struct mips3_fastram *r = fastram_last;
int i;
/* most accesses hit the same region as the previous one */
if (address - r->start <= r->end - r->start)
return r;
for (i = 0; i < fastram_count; i++)
if (address - fastram[i].start <= fastram[i].end - fastram[i].start)
return fastram_last = &fastram[i];
return NULL;
}
static data8_t fastram_readbyte(offs_t address)
{
struct mips3_fastram *r = find_fastram(address);
if (r) { mips3_icount -= r->wait; return r->base[(address - r->start) ^ fastram_byte_xor]; }
return (*fastram_slow.readbyte)(address);
}
static data16_t fastram_readword(offs_t address)
{
struct mips3_fastram *r = find_fastram(address);
if (r) { mips3_icount -= r->wait; return *(data16_t *)&r->base[(address - r->start) ^ fastram_word_xor]; }
return (*fastram_slow.readword)(address);
}
static data32_t fastram_readlong(offs_t address)
{
struct mips3_fastram *r = find_fastram(address);
if (r) { mips3_icount -= r->wait; return *(data32_t *)&r->base[address - r->start]; }
return (*fastram_slow.readlong)(address);
}
static UINT64 fastram_readdouble(offs_t address)
{
struct mips3_fastram *r = find_fastram(address);
if (r && address + 7 <= r->end)
{
UINT64 first;
UINT64 second;
mips3_icount -= r->wait;
first = *(data32_t *)&r->base[address - r->start];
second = *(data32_t *)&r->base[address + 4 - r->start];
return mips3.bigendian ? ((first << 32) | second) : (first | (second << 32));
}
return (*fastram_slow.readdouble)(address);
}
static void fastram_writebyte(offs_t address, data8_t data)
{
struct mips3_fastram *r = find_fastram(address);
if (r && !r->readonly) { jit_check_write(&r->base[address - r->start]); r->base[(address - r->start) ^ fastram_byte_xor] = data; return; }
(*fastram_slow.writebyte)(address, data);
}
static void fastram_writeword(offs_t address, data16_t data)
{
struct mips3_fastram *r = find_fastram(address);
if (r && !r->readonly) { jit_check_write(&r->base[address - r->start]); *(data16_t *)&r->base[(address - r->start) ^ fastram_word_xor] = data; return; }
(*fastram_slow.writeword)(address, data);
}
static void fastram_writelong(offs_t address, data32_t data)
{
struct mips3_fastram *r = find_fastram(address);
if (r && !r->readonly) { jit_check_write(&r->base[address - r->start]); *(data32_t *)&r->base[address - r->start] = data; return; }
(*fastram_slow.writelong)(address, data);
}
static void fastram_writedouble(offs_t address, UINT64 data)
{
struct mips3_fastram *r = find_fastram(address);
if (r && !r->readonly && address + 7 <= r->end)
{
jit_check_write(&r->base[address - r->start]);
jit_check_write(&r->base[address + 4 - r->start]);
*(data32_t *)&r->base[address - r->start] = mips3.bigendian ? (data32_t)(data >> 32) : (data32_t)data;
*(data32_t *)&r->base[address + 4 - r->start] = mips3.bigendian ? (data32_t)data : (data32_t)(data >> 32);
return;
}
(*fastram_slow.writedouble)(address, data);
}
static const memory_handlers fastram_memory =
{
fastram_readbyte, fastram_readword, fastram_readlong, fastram_readdouble,
fastram_writebyte, fastram_writeword, fastram_writelong, fastram_writedouble
};
/* switch the memory handlers when fast RAM is in use */
static void fastram_attach(void)
{
if (!fastram_count || mips3.memory.readlong == fastram_readlong)
return;
fastram_slow = mips3.bigendian ? be_memory : le_memory;
fastram_byte_xor = mips3.bigendian ? BYTE4_XOR_BE(0) : BYTE4_XOR_LE(0);
fastram_word_xor = mips3.bigendian ? WORD_XOR_BE(0) : WORD_XOR_LE(0);
mips3.memory = fastram_memory;
}
#include "mips3jit.c"
/*###################################################################################################
** MEMORY ACCESSORS
**#################################################################################################*/
@@ -439,9 +628,66 @@ static void compare_int_callback(int cpu)
}
/* the Compare interrupt timer is not saved by the core: whether it is set
is. After a load it is set again from Count and Compare, in cycles of
this CPU, as a write to Compare sets it (both functions run in the
context of this CPU) */
static UINT8 compare_timer_set;
static void mips3_presave(void)
{
compare_timer_set = (timer_timeleft(mips3.compare_int_timer) < TIME_NEVER / 2);
}
static void mips3_postload(void)
{
int cpunum = cpu_getactivecpu();
timer_adjust(mips3.compare_int_timer, TIME_NEVER, cpunum, 0);
if (compare_timer_set)
{
UINT32 count = (cpu_gettotalcycles64(cpunum) - mips3.count_zero_time) / 2;
UINT32 cyclesleft = (UINT32)mips3.cpr[0][COP0_Compare] - count;
timer_adjust(mips3.compare_int_timer, TIME_IN_CYCLES(((UINT64)cyclesleft * 2), cpunum), cpunum, 0);
}
if (mips3.bigendian)
change_pc32bedw(mips3.pc);
else
change_pc32ledw(mips3.pc);
}
void mips3_init(void)
{
int cpunum = cpu_getactivecpu();
/* optional speedups are off until a driver asks for them */
fastram_count = 0;
fastram_has_wait = 0;
fastram_last = &fastram[0];
mips3_set_jit(0);
cause_poll_enabled = 0;
pollread_count = 0;
mips3.compare_int_timer = timer_alloc(compare_int_callback);
/* save states: the registers of the active context, swapped in per CPU
when the state is saved; the 64-bit registers as pairs of 32 bits */
state_save_register_UINT32("mips3", cpunum, "pc", &mips3.pc, 1);
state_save_register_UINT32("mips3", cpunum, "hi", (UINT32 *)&mips3.hi, 2);
state_save_register_UINT32("mips3", cpunum, "lo", (UINT32 *)&mips3.lo, 2);
state_save_register_UINT32("mips3", cpunum, "r", (UINT32 *)mips3.r, 32 * 2);
state_save_register_UINT32("mips3", cpunum, "cpr", (UINT32 *)mips3.cpr, 4 * 32 * 2);
state_save_register_UINT32("mips3", cpunum, "ccr", (UINT32 *)mips3.ccr, 4 * 32 * 2);
state_save_register_UINT8 ("mips3", cpunum, "cf", mips3.cf, 4);
state_save_register_UINT32("mips3", cpunum, "ppc", &mips3.ppc, 1);
state_save_register_UINT32("mips3", cpunum, "nextpc", &mips3.nextpc, 1);
state_save_register_int ("mips3", cpunum, "op", &mips3.op);
state_save_register_int ("mips3", cpunum, "interrupt_cycles", &mips3.interrupt_cycles);
state_save_register_UINT32("mips3", cpunum, "count_zero_time", (UINT32 *)&mips3.count_zero_time, 2);
state_save_register_UINT8 ("mips3", cpunum, "compare_timer_set", &compare_timer_set, 1);
state_save_register_func_presave(mips3_presave);
state_save_register_func_postload(mips3_postload);
}
@@ -535,6 +781,8 @@ void r5000le_reset(void *param)
void mips3_exit(void)
{
mips3_set_jit(0);
/* free cache memory */
if (mips3.icache)
free(mips3.icache);
@@ -624,6 +872,9 @@ static INLINE void set_cop0_reg(int idx, UINT64 val)
mips3.cpr[0][idx] = val;
if (diff & 0x8000)
update_cycle_counting();
/* the recompiler translates FPU instructions only while COP1 is usable */
if (diff & SR_COP1)
jit_flush();
check_irqs();
break;
}
@@ -682,6 +933,155 @@ static void logtlbentry(void)
logonetlbentry(1);
}
/*
Exact skip of the loops that wait for an interrupt by polling Cause.
Within a timeslice nothing changes Cause: interrupt lines and the
Count/Compare timer only change between timeslices. So every pass of
such a loop leaves the same state, except for counters, and the whole
passes that still fit in the timeslice can be skipped: registers and
cycles end up exactly as if they had run. The last passes always run
normally. Called by the MFC0 of Cause (mips3.ppc), after its read.
The loop, from the branch target L to the backward branch and its
delay slot, may only hold:
mfc0 rt, Cause (this instruction, once)
andi rt, rt, mask (Cause & mask is 0 now)
nop
lw/lh/lb $zero, off(rb) (rb + off in a range declared free of
side effects, mips3_add_poll_read)
beq rc, $zero, outside (a timeout counter)
beq rt, $zero, L (the loop branch, last)
delay slot: nop, or addi/addiu rc, rc, imm (a counter)
A timeout counter must count down by 1 and stays at 1 or more.
*/
static void cause_poll_skip(UINT32 mfc0_op)
{
UINT32 pc = mips3.ppc, a, op, branch_pc = 0, rt = (mfc0_op >> 16) & 31, mask = 0;
int count, i, n, cost, rc = -1, timeout = 0;
INT32 imm = 0;
UINT32 body[16];
if (rt == 0 || mips3.nextpc != ~0)
return;
/* find the backward branch beq rt, $zero, L with L <= pc */
for (a = pc + 4; a < pc + 4 * 12; a += 4)
{
op = ROPCODE(a);
if ((op >> 26) == 0x04 && ((op >> 21) & 31) == rt && ((op >> 16) & 31) == 0)
{
UINT32 target = a + 4 + ((INT32)(INT16)op << 2);
if (target <= pc && pc - target < 4 * 8)
{
branch_pc = a;
break;
}
}
}
if (!branch_pc)
return;
{
UINT32 target = branch_pc + 4 + ((INT32)(INT16)ROPCODE(branch_pc) << 2);
count = (branch_pc + 8 - target) / 4;
if (count > 16)
return;
for (i = 0; i < count; i++)
body[i] = ROPCODE(target + i * 4);
a = target;
}
/* check every instruction of the loop */
for (i = 0; i < count; i++)
{
UINT32 ia = a + i * 4;
op = body[i];
if (ia == pc)
continue;
if (ia == branch_pc)
continue;
if (op == 0)
continue;
if (ia == branch_pc + 4)
{
/* delay slot: a counter */
if (((op >> 26) == 0x08 || (op >> 26) == 0x09) && ((op >> 21) & 31) == ((op >> 16) & 31) &&
((op >> 16) & 31) != 0 && ((op >> 16) & 31) != rt)
{
rc = (op >> 16) & 31;
imm = (INT16)op;
continue;
}
return;
}
if ((op >> 26) == 0x0c && ((op >> 21) & 31) == rt && ((op >> 16) & 31) == rt)
{
/* the mask, between the mfc0 and the branch */
if (ia < pc || ia > branch_pc)
return;
mask |= op & 0xffff;
continue;
}
if (((op >> 26) == 0x23 || (op >> 26) == 0x21 || (op >> 26) == 0x20) && ((op >> 16) & 31) == 0)
{
UINT32 address = (UINT32)mips3.r[(op >> 21) & 31] + (INT16)op;
int p, ok = 0;
for (p = 0; p < pollread_count; p++)
if (address >= pollread[p].start && address <= pollread[p].end)
ok = 1;
if (ok)
continue;
return;
}
if ((op >> 26) == 0x04 && ((op >> 16) & 31) == 0 && ((op >> 21) & 31) != rt)
{
/* a timeout: beq rc, $zero, out of the loop */
UINT32 target = ia + 4 + ((INT32)(INT16)op << 2);
if (target >= a && target <= branch_pc + 4)
return;
if (timeout)
return;
timeout = (op >> 21) & 31;
continue;
}
return;
}
if (!mask || (CAUSE & mask))
return;
if (timeout && (timeout != rc || imm != -1))
return;
/* whole passes that fit, leaving at least two to run normally */
cost = count + 25;
n = mips3_icount / cost - 2;
if (n <= 0)
return;
if (rc >= 0)
{
INT64 value = (INT32)(UINT32)mips3.r[rc];
if (timeout)
{
if (value <= 1)
return;
if (n > value - 1)
n = (int)(value - 1);
}
else if ((body[(branch_pc + 4 - a) / 4] >> 26) == 0x08)
{
/* ADDI traps on overflow: stop before it */
INT64 limit = imm > 0 ? ((INT64)0x7fffffff - value) / imm : (value + (INT64)0x80000000) / -imm;
if (imm == 0)
limit = n;
if (n > limit)
n = (int)limit;
}
if (n <= 0)
return;
mips3.r[rc] = (INT64)(INT32)((UINT32)value + (UINT32)(imm * n));
}
mips3_icount -= n * cost;
}
static INLINE void handle_cop0(UINT32 op)
{
if ((SR & SR_KSU_MASK) != SR_KSU_KERNEL && !(SR & SR_COP0))
@@ -689,7 +1089,11 @@ static INLINE void handle_cop0(UINT32 op)
switch (RSREG)
{
case 0x00: /* MFCz */ if (RTREG) RTVAL64 = (INT32)get_cop0_reg(RDREG); break;
case 0x00: /* MFCz */ if (RTREG) RTVAL64 = (INT32)get_cop0_reg(RDREG);
/* optional: whole passes of a loop waiting for an interrupt in Cause */
if (cause_poll_enabled && RDREG == COP0_Cause)
cause_poll_skip(op);
break;
case 0x01: /* DMFCz */ if (RTREG) RTVAL64 = get_cop0_reg(RDREG); break;
case 0x02: /* CFCz */ if (RTREG) RTVAL64 = (INT32)get_cop0_creg(RDREG); break;
case 0x04: /* MTCz */ set_cop0_reg(RDREG, RTVAL32); break;
@@ -1119,6 +1523,14 @@ static INLINE void handle_cop1(UINT32 op)
/* a COP1 instruction (not a branch) from translated code: exactly the interpreter's */
static void jit_cop1_helper(UINT32 op)
{
handle_cop1(op);
}
/*###################################################################################################
** COP1X (FPU EXTRA) EXECUTION HANDLING
**#################################################################################################*/
@@ -1283,6 +1695,9 @@ int mips3_execute(int cycles)
change_pc32bedw(mips3.pc);
/* optional fast RAM (see mips3_add_fastram) */
fastram_attach();
/* check for IRQs */
check_irqs();
@@ -1297,6 +1712,47 @@ int mips3_execute(int cycles)
mips3.ppc = mips3.pc;
CALL_MAME_DEBUG;
#if MIPS3_JIT_SUPPORTED
/* recompiled block, when there are enough cycles left for all of it */
if (jit_enabled && mips3.nextpc == ~0)
{
struct jit_block *block = jit_lookup(mips3.pc);
if (block && (int)block->len <= mips3_icount)
{
/* run blocks back to back while they fit in the timeslice; */
/* each takes its own cycles, and none taken means a side exit */
/* before its first instruction, which the interpreter then runs */
int ran = 0, stalled = 0;
for (;;)
{
int before = mips3_icount;
mips3.pc = ((jit_func)block->code)();
if (mips3_icount == before)
{
stalled = 1;
break;
}
ran = 1;
if (mips3_icount <= 0)
break;
block = jit_lookup(mips3.pc);
if (!block || (int)block->len > mips3_icount)
break;
}
if (ran)
{
change_pc32bedw(mips3.pc);
if (!stalled)
{
mips3.ppc = mips3.pc - 4;
continue;
}
mips3.ppc = mips3.pc;
}
}
}
#endif
/* instruction fetch */
op = ROPCODE(mips3.pc);
src/cpu/mips/mips3.h
+14
View File
@@ -183,6 +183,20 @@ extern void r5000le_reset(void *param);
void mips3drc_set_options(UINT8 cpunum, UINT32 opts);
/* optional speedups for a single MIPS3 CPU, off by default; set them up in DRIVER_INIT */
/* plain RAM accessed through a direct pointer (no handlers may sit in the range) */
void mips3_add_fastram(offs_t start, offs_t end, int readonly, void *base);
void mips3_add_fastram_wait(offs_t start, offs_t end, int readonly, void *base, int wait);
/* skip, exactly, the whole passes of loops waiting for an interrupt in Cause (see mips3.c) */
void mips3_set_cause_poll_skip(int enable);
/* loads from this range, into $zero, have no side effects (they may sit in such a loop) */
void mips3_add_poll_read(offs_t start, offs_t end);
/* recompile integer code in fast RAM with sljit, where supported (x86 and ARM, 32 and 64-bit) */
void mips3_set_jit(int enable);
void mips3_ram_written(offs_t address, UINT32 bytes);
/* nonzero when this build has the recompiler (x86/ARM hosts that allow run-time code) */
int mips3_jit_available(void);
#endif /* _MIPS3_H */
src/cpu/mips/mips3drc.c
+46
View File
@@ -5830,3 +5830,49 @@ unsigned mips3_dasm(char *buffer, unsigned pc)
return 4;
#endif
}
/*###################################################################################################
** OPTIONAL SPEEDUPS (see mips3.h)
**
** This x86 recompiler is built instead of mips3.c when X86_MIPS3_DRC is set (32-bit x86 hosts).
** The speedups declared in mips3.h live in mips3.c; here they are accepted and ignored, so
** drivers that request them (Killer Instinct) still link and run, just without them.
**#################################################################################################*/
void mips3_add_fastram(offs_t start, offs_t end, int readonly, void *base)
{
(void)start; (void)end; (void)readonly; (void)base;
}
void mips3_add_fastram_wait(offs_t start, offs_t end, int readonly, void *base, int wait)
{
(void)start; (void)end; (void)readonly; (void)base; (void)wait;
}
void mips3_set_cause_poll_skip(int enable)
{
(void)enable;
}
void mips3_add_poll_read(offs_t start, offs_t end)
{
(void)start; (void)end;
}
void mips3_set_jit(int enable)
{
(void)enable;
}
int mips3_jit_available(void)
{
/* no sljit recompiler in this build: the "MIPS Dynarec" core option stays hidden */
return 0;
}
void mips3_ram_written(offs_t address, UINT32 bytes)
{
/* no translations to drop in this build */
(void)address; (void)bytes;
}
src/cpu/mips/mips3jit.c
+2174
View File
File diff suppressed because it is too large. Load diff
src/cpu/mips/mips3jit.h
+18
View File
@@ -0,0 +1,18 @@
/***************************************************************************
mips3jit.h
Host support of the MIPS3 recompiler: the bundled sljit, configured
and built once for all the recompilers (src/lib/sljit/sljit_mame.h).
***************************************************************************/
#ifndef MIPS3JIT_H
#define MIPS3JIT_H
/* the sljit build shared by the recompilers decides where they run */
#include "../../lib/sljit/sljit_mame.h"
#define MIPS3_JIT_SUPPORTED SLJIT_MAME_SUPPORTED
#endif /* MIPS3JIT_H */
src/cpu/mips/psx.h
+14
View File
@@ -213,6 +213,20 @@ extern void mips_set_irq_callback(int (*callback)(int irqline));
extern const char *mips_info(void *context, int regnum);
extern unsigned mips_dasm(char *buffer, UINT32 pc);
/* optional speedups, off unless a driver enables them */
/* loads and stores in a plain RAM region use a direct pointer */
extern void psxcpu_add_fastram(offs_t start, offs_t end, int readonly, void *base);
/* fast RAM written behind the CPU's back (DMA, driver patches) */
extern void psxcpu_ram_written(const void *host, UINT32 bytes);
/* recompiler (sljit), where supported. The fast RAM table and the
recompiler state are global, not part of the CPU context: one PSXCPU
per machine. */
extern int psxcpu_jit_available(void);
extern void psxcpu_set_jit(int enable);
/* fn is called before the instruction at pc runs (NULL: none); set at */
/* machine init, cleared at the CPU init */
extern void psxcpu_set_pc_hook(UINT32 pc, void (*fn)(void));
#ifdef MAME_DEBUG
extern unsigned DasmMIPS(char *buff, unsigned _pc);
#endif
src/cpu/mips/psx_cpu.c
+1353 -1923
View File
File diff suppressed because it is too large. Load diff
src/cpu/mips/psx_gte.c
+941
View File
@@ -0,0 +1,941 @@
/***************************************************************************
PlayStation Geometry Transformation Engine, as current MAME
(src/devices/cpu/psx/gte.cpp, copyright smf, BSD-3-Clause), in C.
The hardware divide (reciprocal table, result capped at 0x1ffff and
flagged), the 44-bit accumulators with their overflow flags, the
register moves (IRGB/ORGB, LZCS/LZCR, the sign extended control
registers, FLAG) of current MAME.
***************************************************************************/
#define GTE_SF( op ) ( ( op >> 19 ) & 1 )
#define GTE_MX( op ) ( ( op >> 17 ) & 3 )
#define GTE_V( op ) ( ( op >> 15 ) & 3 )
#define GTE_CV( op ) ( ( op >> 13 ) & 3 )
#define GTE_LM( op ) ( ( op >> 10 ) & 1 )
#define GTE_FUNCT( op ) ( op & 63 )
static int m_sf;
static INT64 m_mac0;
static INT64 m_mac1;
static INT64 m_mac2;
static INT64 m_mac3;
static INLINE int count_leading_zeros32( UINT32 v )
{
int n = 0;
if( v == 0 )
{
return 32;
}
while( ( v & 0x80000000 ) == 0 )
{
v <<= 1;
n++;
}
return n;
}
/* a 44-bit accumulator with sticky overflow flags (MAME's int44) */
typedef struct
{
INT64 value;
int pos;
int neg;
} int44;
static INLINE int44 i44( INT64 value )
{
int44 r;
r.value = value;
r.pos = value > ( ( (INT64)1 << 43 ) - 1 );
r.neg = value < -( (INT64)1 << 43 );
return r;
}
static INLINE int44 i44_add( int44 a, INT64 add )
{
int44 r;
INT64 value = (INT64)( (UINT64)( a.value + add ) << 20 ) >> 20;
r.value = value;
r.pos = a.pos || ( value < 0 && a.value >= 0 && add >= 0 );
r.neg = a.neg || ( value >= 0 && a.value < 0 && add < 0 );
return r;
}
#define VX0 ( (*(INT16 *)&mipscpu.cp2dr[ 0 ].w.l) )
#define VY0 ( (*(INT16 *)&mipscpu.cp2dr[ 0 ].w.h) )
#define VZ0 ( (*(INT16 *)&mipscpu.cp2dr[ 1 ].w.l) )
#define VX1 ( mipscpu.cp2dr[ 2 ].w.l )
#define VY1 ( mipscpu.cp2dr[ 2 ].w.h )
#define VZ1 ( mipscpu.cp2dr[ 3 ].w.l )
#define VX2 ( mipscpu.cp2dr[ 4 ].w.l )
#define VY2 ( mipscpu.cp2dr[ 4 ].w.h )
#define VZ2 ( mipscpu.cp2dr[ 5 ].w.l )
#define R ( mipscpu.cp2dr[ 6 ].b.l )
#define G ( mipscpu.cp2dr[ 6 ].b.h )
#define B ( mipscpu.cp2dr[ 6 ].b.h2 )
#define CODE ( mipscpu.cp2dr[ 6 ].b.h3 )
#define OTZ ( mipscpu.cp2dr[ 7 ].w.l )
#define IR0 ( (*(INT16 *)&mipscpu.cp2dr[ 8 ].w.l) )
#define IR1 ( (*(INT16 *)&mipscpu.cp2dr[ 9 ].w.l) )
#define IR2 ( (*(INT16 *)&mipscpu.cp2dr[ 10 ].w.l) )
#define IR3 ( (*(INT16 *)&mipscpu.cp2dr[ 11 ].w.l) )
#define SXY0 ( mipscpu.cp2dr[ 12 ].d )
#define SX0 ( (*(INT16 *)&mipscpu.cp2dr[ 12 ].w.l) )
#define SY0 ( (*(INT16 *)&mipscpu.cp2dr[ 12 ].w.h) )
#define SXY1 ( mipscpu.cp2dr[ 13 ].d )
#define SX1 ( (*(INT16 *)&mipscpu.cp2dr[ 13 ].w.l) )
#define SY1 ( (*(INT16 *)&mipscpu.cp2dr[ 13 ].w.h) )
#define SXY2 ( mipscpu.cp2dr[ 14 ].d )
#define SX2 ( (*(INT16 *)&mipscpu.cp2dr[ 14 ].w.l) )
#define SY2 ( (*(INT16 *)&mipscpu.cp2dr[ 14 ].w.h) )
#define SXYP ( mipscpu.cp2dr[ 15 ].d )
#define SXP ( (*(INT16 *)&mipscpu.cp2dr[ 15 ].w.l) )
#define SYP ( (*(INT16 *)&mipscpu.cp2dr[ 15 ].w.h) )
#define SZ0 ( mipscpu.cp2dr[ 16 ].w.l )
#define SZ1 ( mipscpu.cp2dr[ 17 ].w.l )
#define SZ2 ( mipscpu.cp2dr[ 18 ].w.l )
#define SZ3 ( mipscpu.cp2dr[ 19 ].w.l )
#define RGB0 ( mipscpu.cp2dr[ 20 ].d )
#define R0 ( mipscpu.cp2dr[ 20 ].b.l )
#define G0 ( mipscpu.cp2dr[ 20 ].b.h )
#define B0 ( mipscpu.cp2dr[ 20 ].b.h2 )
#define CD0 ( mipscpu.cp2dr[ 20 ].b.h3 )
#define RGB1 ( mipscpu.cp2dr[ 21 ].d )
#define R1 ( mipscpu.cp2dr[ 21 ].b.l )
#define G1 ( mipscpu.cp2dr[ 21 ].b.h )
#define B1 ( mipscpu.cp2dr[ 21 ].b.h2 )
#define CD1 ( mipscpu.cp2dr[ 21 ].b.h3 )
#define RGB2 ( mipscpu.cp2dr[ 22 ].d )
#define R2 ( mipscpu.cp2dr[ 22 ].b.l )
#define G2 ( mipscpu.cp2dr[ 22 ].b.h )
#define B2 ( mipscpu.cp2dr[ 22 ].b.h2 )
#define CD2 ( mipscpu.cp2dr[ 22 ].b.h3 )
#define RES1 ( mipscpu.cp2dr[ 23 ].d )
#define MAC0 ( (*(INT32 *)&mipscpu.cp2dr[ 24 ].d) )
#define MAC1 ( (*(INT32 *)&mipscpu.cp2dr[ 25 ].d) )
#define MAC2 ( (*(INT32 *)&mipscpu.cp2dr[ 26 ].d) )
#define MAC3 ( (*(INT32 *)&mipscpu.cp2dr[ 27 ].d) )
#define IRGB ( mipscpu.cp2dr[ 28 ].d )
#define ORGB ( mipscpu.cp2dr[ 29 ].d )
#define LZCS ( mipscpu.cp2dr[ 30 ].d )
#define LZCR ( mipscpu.cp2dr[ 31 ].d )
#define R11 ( (*(INT16 *)&mipscpu.cp2cr[ 0 ].w.l) )
#define R12 ( (*(INT16 *)&mipscpu.cp2cr[ 0 ].w.h) )
#define R13 ( (*(INT16 *)&mipscpu.cp2cr[ 1 ].w.l) )
#define R21 ( (*(INT16 *)&mipscpu.cp2cr[ 1 ].w.h) )
#define R22 ( (*(INT16 *)&mipscpu.cp2cr[ 2 ].w.l) )
#define R23 ( (*(INT16 *)&mipscpu.cp2cr[ 2 ].w.h) )
#define R31 ( (*(INT16 *)&mipscpu.cp2cr[ 3 ].w.l) )
#define R32 ( (*(INT16 *)&mipscpu.cp2cr[ 3 ].w.h) )
#define R33 ( (*(INT16 *)&mipscpu.cp2cr[ 4 ].w.l) )
#define TRX ( (*(INT32 *)&mipscpu.cp2cr[ 5 ].d) )
#define TRY ( (*(INT32 *)&mipscpu.cp2cr[ 6 ].d) )
#define TRZ ( (*(INT32 *)&mipscpu.cp2cr[ 7 ].d) )
#define L11 ( (*(INT16 *)&mipscpu.cp2cr[ 8 ].w.l) )
#define L12 ( (*(INT16 *)&mipscpu.cp2cr[ 8 ].w.h) )
#define L13 ( (*(INT16 *)&mipscpu.cp2cr[ 9 ].w.l) )
#define L21 ( (*(INT16 *)&mipscpu.cp2cr[ 9 ].w.h) )
#define L22 ( (*(INT16 *)&mipscpu.cp2cr[ 10 ].w.l) )
#define L23 ( (*(INT16 *)&mipscpu.cp2cr[ 10 ].w.h) )
#define L31 ( (*(INT16 *)&mipscpu.cp2cr[ 11 ].w.l) )
#define L32 ( (*(INT16 *)&mipscpu.cp2cr[ 11 ].w.h) )
#define L33 ( (*(INT16 *)&mipscpu.cp2cr[ 12 ].w.l) )
#define RBK ( (*(INT32 *)&mipscpu.cp2cr[ 13 ].d) )
#define GBK ( (*(INT32 *)&mipscpu.cp2cr[ 14 ].d) )
#define BBK ( (*(INT32 *)&mipscpu.cp2cr[ 15 ].d) )
#define LR1 ( (*(INT16 *)&mipscpu.cp2cr[ 16 ].w.l) )
#define LR2 ( (*(INT16 *)&mipscpu.cp2cr[ 16 ].w.h) )
#define LR3 ( (*(INT16 *)&mipscpu.cp2cr[ 17 ].w.l) )
#define LG1 ( (*(INT16 *)&mipscpu.cp2cr[ 17 ].w.h) )
#define LG2 ( (*(INT16 *)&mipscpu.cp2cr[ 18 ].w.l) )
#define LG3 ( (*(INT16 *)&mipscpu.cp2cr[ 18 ].w.h) )
#define LB1 ( (*(INT16 *)&mipscpu.cp2cr[ 19 ].w.l) )
#define LB2 ( (*(INT16 *)&mipscpu.cp2cr[ 19 ].w.h) )
#define LB3 ( (*(INT16 *)&mipscpu.cp2cr[ 20 ].w.l) )
#define RFC ( (*(INT32 *)&mipscpu.cp2cr[ 21 ].d) )
#define GFC ( (*(INT32 *)&mipscpu.cp2cr[ 22 ].d) )
#define BFC ( (*(INT32 *)&mipscpu.cp2cr[ 23 ].d) )
#define OFX ( (*(INT32 *)&mipscpu.cp2cr[ 24 ].d) )
#define OFY ( (*(INT32 *)&mipscpu.cp2cr[ 25 ].d) )
#define H ( (*(INT16 *)&mipscpu.cp2cr[ 26 ].w.l) )
#define DQA ( (*(INT16 *)&mipscpu.cp2cr[ 27 ].w.l) )
#define DQB ( (*(INT32 *)&mipscpu.cp2cr[ 28 ].d) )
#define ZSF3 ( (*(INT16 *)&mipscpu.cp2cr[ 29 ].w.l) )
#define ZSF4 ( (*(INT16 *)&mipscpu.cp2cr[ 30 ].w.l) )
#define FLAG ( mipscpu.cp2cr[ 31 ].d )
#define VX( n ) ( n < 3 ? (*(INT16 *)&mipscpu.cp2dr[ n << 1 ].w.l) : IR1 )
#define VY( n ) ( n < 3 ? (*(INT16 *)&mipscpu.cp2dr[ n << 1 ].w.h) : IR2 )
#define VZ( n ) ( n < 3 ? (*(INT16 *)&mipscpu.cp2dr[ ( n << 1 ) + 1 ].w.l) : IR3 )
#define MX11( n ) ( n < 3 ? (*(INT16 *)&mipscpu.cp2cr[ ( n << 3 ) ].w.l) : -R << 4 )
#define MX12( n ) ( n < 3 ? (*(INT16 *)&mipscpu.cp2cr[ ( n << 3 ) ].w.h) : R << 4 )
#define MX13( n ) ( n < 3 ? (*(INT16 *)&mipscpu.cp2cr[ ( n << 3 ) + 1 ].w.l) : IR0 )
#define MX21( n ) ( n < 3 ? (*(INT16 *)&mipscpu.cp2cr[ ( n << 3 ) + 1 ].w.h) : R13 )
#define MX22( n ) ( n < 3 ? (*(INT16 *)&mipscpu.cp2cr[ ( n << 3 ) + 2 ].w.l) : R13 )
#define MX23( n ) ( n < 3 ? (*(INT16 *)&mipscpu.cp2cr[ ( n << 3 ) + 2 ].w.h) : R13 )
#define MX31( n ) ( n < 3 ? (*(INT16 *)&mipscpu.cp2cr[ ( n << 3 ) + 3 ].w.l) : R22 )
#define MX32( n ) ( n < 3 ? (*(INT16 *)&mipscpu.cp2cr[ ( n << 3 ) + 3 ].w.h) : R22 )
#define MX33( n ) ( n < 3 ? (*(INT16 *)&mipscpu.cp2cr[ ( n << 3 ) + 4 ].w.l) : R22 )
#define CV1( n ) ( n < 3 ? (*(INT32 *)&mipscpu.cp2cr[ ( n << 3 ) + 5 ].d) : 0 )
#define CV2( n ) ( n < 3 ? (*(INT32 *)&mipscpu.cp2cr[ ( n << 3 ) + 6 ].d) : 0 )
#define CV3( n ) ( n < 3 ? (*(INT32 *)&mipscpu.cp2cr[ ( n << 3 ) + 7 ].d) : 0 )
static INT32 LIM( INT32 value, INT32 max, INT32 min, UINT32 flag )
{
if( value > max )
{
FLAG |= flag;
return max;
}
else if( value < min )
{
FLAG |= flag;
return min;
}
return value;
}
static UINT32 getcp2dr( int reg )
{
switch( reg )
{
case 1:
case 3:
case 5:
case 8:
case 9:
case 10:
case 11:
mipscpu.cp2dr[ reg ].d = (INT32)(*(INT16 *)&mipscpu.cp2dr[ reg ].w.l);
break;
case 7:
case 16:
case 17:
case 18:
case 19:
mipscpu.cp2dr[ reg ].d = (UINT32)mipscpu.cp2dr[ reg ].w.l;
break;
case 15:
mipscpu.cp2dr[ reg ].d = SXY2;
break;
case 28:
case 29:
mipscpu.cp2dr[ reg ].d = LIM( IR1 >> 7, 0x1f, 0, 0 ) | ( LIM( IR2 >> 7, 0x1f, 0, 0 ) << 5 ) | ( LIM( IR3 >> 7, 0x1f, 0, 0 ) << 10 );
break;
}
return mipscpu.cp2dr[ reg ].d;
}
static void setcp2dr( int reg, UINT32 value )
{
switch( reg )
{
case 15:
SXY0 = SXY1;
SXY1 = SXY2;
SXY2 = value;
break;
case 28:
IR1 = ( value & 0x1f ) << 7;
IR2 = ( value & 0x3e0 ) << 2;
IR3 = ( value & 0x7c00 ) >> 3;
break;
case 30:
LZCR = ( value & 0x80000000 ) == 0 ? count_leading_zeros32( value ) : count_leading_zeros32( ~value );
break;
case 31:
return;
}
mipscpu.cp2dr[ reg ].d = value;
}
static UINT32 getcp2cr( int reg )
{
return mipscpu.cp2cr[ reg ].d;
}
static void setcp2cr( int reg, UINT32 value )
{
switch( reg )
{
case 4:
case 12:
case 20:
case 26:
case 27:
case 29:
case 30:
value = (INT32)(INT16) value;
break;
case 31:
value = value & 0x7ffff000;
if( ( value & 0x7f87e000 ) != 0 )
{
value |= 0x80000000;
}
break;
}
mipscpu.cp2cr[ reg ].d = value;
}
static INLINE INT64 gte_shift( INT64 a, int sf )
{
if( sf > 0 )
{
return a >> 12;
}
else if( sf < 0 )
{
return a << 12;
}
return a;
}
static INT32 BOUNDS( int44 value, UINT32 max_flag, UINT32 min_flag )
{
if( value.pos )
{
FLAG |= max_flag;
}
if( value.neg )
{
FLAG |= min_flag;
}
return gte_shift( value.value, m_sf );
}
static INLINE UINT32 gte_divide( UINT16 numerator, UINT16 denominator )
{
if( numerator < ( denominator * 2 ) )
{
static const UINT8 table[] =
{
0xff, 0xfd, 0xfb, 0xf9, 0xf7, 0xf5, 0xf3, 0xf1, 0xef, 0xee, 0xec, 0xea, 0xe8, 0xe6, 0xe4, 0xe3,
0xe1, 0xdf, 0xdd, 0xdc, 0xda, 0xd8, 0xd6, 0xd5, 0xd3, 0xd1, 0xd0, 0xce, 0xcd, 0xcb, 0xc9, 0xc8,
0xc6, 0xc5, 0xc3, 0xc1, 0xc0, 0xbe, 0xbd, 0xbb, 0xba, 0xb8, 0xb7, 0xb5, 0xb4, 0xb2, 0xb1, 0xb0,
0xae, 0xad, 0xab, 0xaa, 0xa9, 0xa7, 0xa6, 0xa4, 0xa3, 0xa2, 0xa0, 0x9f, 0x9e, 0x9c, 0x9b, 0x9a,
0x99, 0x97, 0x96, 0x95, 0x94, 0x92, 0x91, 0x90, 0x8f, 0x8d, 0x8c, 0x8b, 0x8a, 0x89, 0x87, 0x86,
0x85, 0x84, 0x83, 0x82, 0x81, 0x7f, 0x7e, 0x7d, 0x7c, 0x7b, 0x7a, 0x79, 0x78, 0x77, 0x75, 0x74,
0x73, 0x72, 0x71, 0x70, 0x6f, 0x6e, 0x6d, 0x6c, 0x6b, 0x6a, 0x69, 0x68, 0x67, 0x66, 0x65, 0x64,
0x63, 0x62, 0x61, 0x60, 0x5f, 0x5e, 0x5d, 0x5d, 0x5c, 0x5b, 0x5a, 0x59, 0x58, 0x57, 0x56, 0x55,
0x54, 0x53, 0x53, 0x52, 0x51, 0x50, 0x4f, 0x4e, 0x4d, 0x4d, 0x4c, 0x4b, 0x4a, 0x49, 0x48, 0x48,
0x47, 0x46, 0x45, 0x44, 0x43, 0x43, 0x42, 0x41, 0x40, 0x3f, 0x3f, 0x3e, 0x3d, 0x3c, 0x3c, 0x3b,
0x3a, 0x39, 0x39, 0x38, 0x37, 0x36, 0x36, 0x35, 0x34, 0x33, 0x33, 0x32, 0x31, 0x31, 0x30, 0x2f,
0x2e, 0x2e, 0x2d, 0x2c, 0x2c, 0x2b, 0x2a, 0x2a, 0x29, 0x28, 0x28, 0x27, 0x26, 0x26, 0x25, 0x24,
0x24, 0x23, 0x22, 0x22, 0x21, 0x20, 0x20, 0x1f, 0x1e, 0x1e, 0x1d, 0x1d, 0x1c, 0x1b, 0x1b, 0x1a,
0x19, 0x19, 0x18, 0x18, 0x17, 0x16, 0x16, 0x15, 0x15, 0x14, 0x14, 0x13, 0x12, 0x12, 0x11, 0x11,
0x10, 0x0f, 0x0f, 0x0e, 0x0e, 0x0d, 0x0d, 0x0c, 0x0c, 0x0b, 0x0a, 0x0a, 0x09, 0x09, 0x08, 0x08,
0x07, 0x07, 0x06, 0x06, 0x05, 0x05, 0x04, 0x04, 0x03, 0x03, 0x02, 0x02, 0x01, 0x01, 0x00, 0x00,
0x00
};
int shift = ( count_leading_zeros32( denominator ) - 16 );
int r1 = ( denominator << shift ) & 0x7fff;
int r2 = table[ ( ( r1 + 0x40 ) >> 7 ) ] + 0x101;
int r3 = ( ( 0x80 - ( r2 * ( r1 + 0x8000 ) ) ) >> 8 ) & 0x1ffff;
UINT32 reciprocal = ( ( r2 * r3 ) + 0x80 ) >> 8;
return (UINT32)( ( ( (UINT64)reciprocal * ( (UINT32)numerator << shift ) ) + 0x8000 ) >> 16 );
}
return 0xffffffff;
}
/* Setting bits 12 & 19-22 in FLAG does not set bit 31 */
static INT32 A1i( int44 a ) { m_mac1 = a.value; return BOUNDS( a, ( 1U << 31 ) | ( 1 << 30 ), ( 1U << 31 ) | ( 1 << 27 ) ); }
static INT32 A1( INT64 a ) { return A1i( i44( a ) ); }
static INT32 A2i( int44 a ) { m_mac2 = a.value; return BOUNDS( a, ( 1U << 31 ) | ( 1 << 29 ), ( 1U << 31 ) | ( 1 << 26 ) ); }
static INT32 A2( INT64 a ) { return A2i( i44( a ) ); }
static INT32 A3i( int44 a ) { m_mac3 = a.value; return BOUNDS( a, ( 1U << 31 ) | ( 1 << 28 ), ( 1U << 31 ) | ( 1 << 25 ) ); }
static INT32 A3( INT64 a ) { return A3i( i44( a ) ); }
static INT32 Lm_B1( INT32 a, int lm ) { return LIM( a, 0x7fff, -0x8000 * !lm, ( 1U << 31 ) | ( 1 << 24 ) ); }
static INT32 Lm_B2( INT32 a, int lm ) { return LIM( a, 0x7fff, -0x8000 * !lm, ( 1U << 31 ) | ( 1 << 23 ) ); }
static INT32 Lm_B3( INT32 a, int lm ) { return LIM( a, 0x7fff, -0x8000 * !lm, ( 1 << 22 ) ); }
static INT32 Lm_B3_sf( INT64 value, int sf, int lm )
{
INT32 value_sf = (INT32)gte_shift( value, sf );
INT32 value_12 = (INT32)gte_shift( value, 1 );
int max = 0x7fff;
int min = 0;
if( lm == 0 )
{
min = -0x8000;
}
if( value_12 < -0x8000 || value_12 > 0x7fff )
{
FLAG |= ( 1 << 22 );
}
if( value_sf > max )
{
return max;
}
else if( value_sf < min )
{
return min;
}
return value_sf;
}
static INT32 Lm_C1( INT32 a ) { return LIM( a, 0x00ff, 0x0000, ( 1 << 21 ) ); }
static INT32 Lm_C2( INT32 a ) { return LIM( a, 0x00ff, 0x0000, ( 1 << 20 ) ); }
static INT32 Lm_C3( INT32 a ) { return LIM( a, 0x00ff, 0x0000, ( 1 << 19 ) ); }
static INT32 Lm_D( INT64 a, int sf ) { return LIM( gte_shift( a, sf ), 0xffff, 0x0000, ( 1U << 31 ) | ( 1 << 18 ) ); }
static UINT32 Lm_E( UINT32 result )
{
if( result == 0xffffffff )
{
FLAG |= ( 1U << 31 ) | ( 1 << 17 );
return 0x1ffff;
}
if( result > 0x1ffff )
{
return 0x1ffff;
}
return result;
}
static INT64 F( INT64 a )
{
m_mac0 = a;
if( a > 0x7fffffff )
{
FLAG |= ( 1U << 31 ) | ( 1 << 16 );
}
if( a < -( (INT64)1 << 31 ) )
{
FLAG |= ( 1U << 31 ) | ( 1 << 15 );
}
return a;
}
static INT32 Lm_G1( INT64 a )
{
if( a > 0x3ff )
{
FLAG |= ( 1U << 31 ) | ( 1 << 14 );
return 0x3ff;
}
if( a < -0x400 )
{
FLAG |= ( 1U << 31 ) | ( 1 << 14 );
return -0x400;
}
return a;
}
static INT32 Lm_G2( INT64 a )
{
if( a > 0x3ff )
{
FLAG |= ( 1U << 31 ) | ( 1 << 13 );
return 0x3ff;
}
if( a < -0x400 )
{
FLAG |= ( 1U << 31 ) | ( 1 << 13 );
return -0x400;
}
return a;
}
static INT32 Lm_H( INT64 value, int sf )
{
INT64 value_sf = gte_shift( value, sf );
INT32 value_12 = (INT32)gte_shift( value, 1 );
int max = 0x1000;
int min = 0x0000;
if( value_sf < min || value_sf > max )
{
FLAG |= ( 1 << 12 );
}
if( value_12 > max )
{
return max;
}
if( value_12 < min )
{
return min;
}
return value_12;
}
static int gte_docop2( int gteop )
{
int v;
int lm;
int cv;
int mx;
INT32 h_over_sz3 = 0;
lm = GTE_LM( gteop );
m_sf = GTE_SF( gteop );
FLAG = 0;
switch( GTE_FUNCT( gteop ) )
{
case 0x00: /* drop through to RTPS */
case 0x01:
MAC1 = A1i( i44_add( i44_add( i44_add( i44( (INT64) TRX << 12 ), ( R11 * VX0 ) ), ( R12 * VY0 ) ), ( R13 * VZ0 ) ) );
MAC2 = A2i( i44_add( i44_add( i44_add( i44( (INT64) TRY << 12 ), ( R21 * VX0 ) ), ( R22 * VY0 ) ), ( R23 * VZ0 ) ) );
MAC3 = A3i( i44_add( i44_add( i44_add( i44( (INT64) TRZ << 12 ), ( R31 * VX0 ) ), ( R32 * VY0 ) ), ( R33 * VZ0 ) ) );
IR1 = Lm_B1( MAC1, lm );
IR2 = Lm_B2( MAC2, lm );
IR3 = Lm_B3_sf( m_mac3, m_sf, lm );
SZ0 = SZ1;
SZ1 = SZ2;
SZ2 = SZ3;
SZ3 = Lm_D( m_mac3, 1 );
h_over_sz3 = Lm_E( gte_divide( H, SZ3 ) );
SXY0 = SXY1;
SXY1 = SXY2;
SX2 = Lm_G1( F( (INT64) OFX + ( (INT64) IR1 * h_over_sz3 ) ) >> 16 );
SY2 = Lm_G2( F( (INT64) OFY + ( (INT64) IR2 * h_over_sz3 ) ) >> 16 );
MAC0 = F( (INT64) DQB + ( (INT64) DQA * h_over_sz3 ) );
IR0 = Lm_H( m_mac0, 1 );
return 1;
case 0x06:
MAC0 = F( (INT64) ( SX0 * SY1 ) + ( SX1 * SY2 ) + ( SX2 * SY0 ) - ( SX0 * SY2 ) - ( SX1 * SY0 ) - ( SX2 * SY1 ) );
return 1;
case 0x0c:
MAC1 = A1( (INT64) ( R22 * IR3 ) - ( R33 * IR2 ) );
MAC2 = A2( (INT64) ( R33 * IR1 ) - ( R11 * IR3 ) );
MAC3 = A3( (INT64) ( R11 * IR2 ) - ( R22 * IR1 ) );
IR1 = Lm_B1( MAC1, lm );
IR2 = Lm_B2( MAC2, lm );
IR3 = Lm_B3( MAC3, lm );
return 1;
case 0x10:
MAC1 = A1( ( R << 16 ) + ( IR0 * Lm_B1( A1( ( (INT64) RFC << 12 ) - ( R << 16 ) ), 0 ) ) );
MAC2 = A2( ( G << 16 ) + ( IR0 * Lm_B2( A2( ( (INT64) GFC << 12 ) - ( G << 16 ) ), 0 ) ) );
MAC3 = A3( ( B << 16 ) + ( IR0 * Lm_B3( A3( ( (INT64) BFC << 12 ) - ( B << 16 ) ), 0 ) ) );
IR1 = Lm_B1( MAC1, lm );
IR2 = Lm_B2( MAC2, lm );
IR3 = Lm_B3( MAC3, lm );
RGB0 = RGB1;
RGB1 = RGB2;
CD2 = CODE;
R2 = Lm_C1( MAC1 >> 4 );
G2 = Lm_C2( MAC2 >> 4 );
B2 = Lm_C3( MAC3 >> 4 );
return 1;
case 0x11:
MAC1 = A1( ( IR1 << 12 ) + ( IR0 * Lm_B1( A1( ( (INT64) RFC << 12 ) - ( IR1 << 12 ) ), 0 ) ) );
MAC2 = A2( ( IR2 << 12 ) + ( IR0 * Lm_B2( A2( ( (INT64) GFC << 12 ) - ( IR2 << 12 ) ), 0 ) ) );
MAC3 = A3( ( IR3 << 12 ) + ( IR0 * Lm_B3( A3( ( (INT64) BFC << 12 ) - ( IR3 << 12 ) ), 0 ) ) );
IR1 = Lm_B1( MAC1, lm );
IR2 = Lm_B2( MAC2, lm );
IR3 = Lm_B3( MAC3, lm );
RGB0 = RGB1;
RGB1 = RGB2;
CD2 = CODE;
R2 = Lm_C1( MAC1 >> 4 );
G2 = Lm_C2( MAC2 >> 4 );
B2 = Lm_C3( MAC3 >> 4 );
return 1;
case 0x12:
mx = GTE_MX( gteop );
v = GTE_V( gteop );
cv = GTE_CV( gteop );
switch( cv )
{
case 2:
MAC1 = A1( (INT64) ( MX12( mx ) * VY( v ) ) + ( MX13( mx ) * VZ( v ) ) );
MAC2 = A2( (INT64) ( MX22( mx ) * VY( v ) ) + ( MX23( mx ) * VZ( v ) ) );
MAC3 = A3( (INT64) ( MX32( mx ) * VY( v ) ) + ( MX33( mx ) * VZ( v ) ) );
Lm_B1( A1( ( (INT64) CV1( cv ) << 12 ) + ( MX11( mx ) * VX( v ) ) ), 0 );
Lm_B2( A2( ( (INT64) CV2( cv ) << 12 ) + ( MX21( mx ) * VX( v ) ) ), 0 );
Lm_B3( A3( ( (INT64) CV3( cv ) << 12 ) + ( MX31( mx ) * VX( v ) ) ), 0 );
break;
default:
MAC1 = A1i( i44_add( i44_add( i44_add( i44( (INT64) CV1( cv ) << 12 ), ( MX11( mx ) * VX( v ) ) ), ( MX12( mx ) * VY( v ) ) ), ( MX13( mx ) * VZ( v ) ) ) );
MAC2 = A2i( i44_add( i44_add( i44_add( i44( (INT64) CV2( cv ) << 12 ), ( MX21( mx ) * VX( v ) ) ), ( MX22( mx ) * VY( v ) ) ), ( MX23( mx ) * VZ( v ) ) ) );
MAC3 = A3i( i44_add( i44_add( i44_add( i44( (INT64) CV3( cv ) << 12 ), ( MX31( mx ) * VX( v ) ) ), ( MX32( mx ) * VY( v ) ) ), ( MX33( mx ) * VZ( v ) ) ) );
break;
}
IR1 = Lm_B1( MAC1, lm );
IR2 = Lm_B2( MAC2, lm );
IR3 = Lm_B3( MAC3, lm );
return 1;
case 0x13:
MAC1 = A1( (INT64) ( L11 * VX0 ) + ( L12 * VY0 ) + ( L13 * VZ0 ) );
MAC2 = A2( (INT64) ( L21 * VX0 ) + ( L22 * VY0 ) + ( L23 * VZ0 ) );
MAC3 = A3( (INT64) ( L31 * VX0 ) + ( L32 * VY0 ) + ( L33 * VZ0 ) );
IR1 = Lm_B1( MAC1, lm );
IR2 = Lm_B2( MAC2, lm );
IR3 = Lm_B3( MAC3, lm );
MAC1 = A1i( i44_add( i44_add( i44_add( i44( (INT64) RBK << 12 ), ( LR1 * IR1 ) ), ( LR2 * IR2 ) ), ( LR3 * IR3 ) ) );
MAC2 = A2i( i44_add( i44_add( i44_add( i44( (INT64) GBK << 12 ), ( LG1 * IR1 ) ), ( LG2 * IR2 ) ), ( LG3 * IR3 ) ) );
MAC3 = A3i( i44_add( i44_add( i44_add( i44( (INT64) BBK << 12 ), ( LB1 * IR1 ) ), ( LB2 * IR2 ) ), ( LB3 * IR3 ) ) );
IR1 = Lm_B1( MAC1, lm );
IR2 = Lm_B2( MAC2, lm );
IR3 = Lm_B3( MAC3, lm );
MAC1 = A1( ( ( R << 4 ) * IR1 ) + ( IR0 * Lm_B1( A1( ( (INT64) RFC << 12 ) - ( ( R << 4 ) * IR1 ) ), 0 ) ) );
MAC2 = A2( ( ( G << 4 ) * IR2 ) + ( IR0 * Lm_B2( A2( ( (INT64) GFC << 12 ) - ( ( G << 4 ) * IR2 ) ), 0 ) ) );
MAC3 = A3( ( ( B << 4 ) * IR3 ) + ( IR0 * Lm_B3( A3( ( (INT64) BFC << 12 ) - ( ( B << 4 ) * IR3 ) ), 0 ) ) );
IR1 = Lm_B1( MAC1, lm );
IR2 = Lm_B2( MAC2, lm );
IR3 = Lm_B3( MAC3, lm );
RGB0 = RGB1;
RGB1 = RGB2;
CD2 = CODE;
R2 = Lm_C1( MAC1 >> 4 );
G2 = Lm_C2( MAC2 >> 4 );
B2 = Lm_C3( MAC3 >> 4 );
return 1;
case 0x14:
MAC1 = A1i( i44_add( i44_add( i44_add( i44( (INT64) RBK << 12 ), ( LR1 * IR1 ) ), ( LR2 * IR2 ) ), ( LR3 * IR3 ) ) );
MAC2 = A2i( i44_add( i44_add( i44_add( i44( (INT64) GBK << 12 ), ( LG1 * IR1 ) ), ( LG2 * IR2 ) ), ( LG3 * IR3 ) ) );
MAC3 = A3i( i44_add( i44_add( i44_add( i44( (INT64) BBK << 12 ), ( LB1 * IR1 ) ), ( LB2 * IR2 ) ), ( LB3 * IR3 ) ) );
IR1 = Lm_B1( MAC1, lm );
IR2 = Lm_B2( MAC2, lm );
IR3 = Lm_B3( MAC3, lm );
MAC1 = A1( ( ( R << 4 ) * IR1 ) + ( IR0 * Lm_B1( A1( ( (INT64) RFC << 12 ) - ( ( R << 4 ) * IR1 ) ), 0 ) ) );
MAC2 = A2( ( ( G << 4 ) * IR2 ) + ( IR0 * Lm_B2( A2( ( (INT64) GFC << 12 ) - ( ( G << 4 ) * IR2 ) ), 0 ) ) );
MAC3 = A3( ( ( B << 4 ) * IR3 ) + ( IR0 * Lm_B3( A3( ( (INT64) BFC << 12 ) - ( ( B << 4 ) * IR3 ) ), 0 ) ) );
IR1 = Lm_B1( MAC1, lm );
IR2 = Lm_B2( MAC2, lm );
IR3 = Lm_B3( MAC3, lm );
RGB0 = RGB1;
RGB1 = RGB2;
CD2 = CODE;
R2 = Lm_C1( MAC1 >> 4 );
G2 = Lm_C2( MAC2 >> 4 );
B2 = Lm_C3( MAC3 >> 4 );
return 1;
case 0x16:
for( v = 0; v < 3; v++ )
{
MAC1 = A1( (INT64) ( L11 * VX( v ) ) + ( L12 * VY( v ) ) + ( L13 * VZ( v ) ) );
MAC2 = A2( (INT64) ( L21 * VX( v ) ) + ( L22 * VY( v ) ) + ( L23 * VZ( v ) ) );
MAC3 = A3( (INT64) ( L31 * VX( v ) ) + ( L32 * VY( v ) ) + ( L33 * VZ( v ) ) );
IR1 = Lm_B1( MAC1, lm );
IR2 = Lm_B2( MAC2, lm );
IR3 = Lm_B3( MAC3, lm );
MAC1 = A1i( i44_add( i44_add( i44_add( i44( (INT64) RBK << 12 ), ( LR1 * IR1 ) ), ( LR2 * IR2 ) ), ( LR3 * IR3 ) ) );
MAC2 = A2i( i44_add( i44_add( i44_add( i44( (INT64) GBK << 12 ), ( LG1 * IR1 ) ), ( LG2 * IR2 ) ), ( LG3 * IR3 ) ) );
MAC3 = A3i( i44_add( i44_add( i44_add( i44( (INT64) BBK << 12 ), ( LB1 * IR1 ) ), ( LB2 * IR2 ) ), ( LB3 * IR3 ) ) );
IR1 = Lm_B1( MAC1, lm );
IR2 = Lm_B2( MAC2, lm );
IR3 = Lm_B3( MAC3, lm );
MAC1 = A1( ( ( R << 4 ) * IR1 ) + ( IR0 * Lm_B1( A1( ( (INT64) RFC << 12 ) - ( ( R << 4 ) * IR1 ) ), 0 ) ) );
MAC2 = A2( ( ( G << 4 ) * IR2 ) + ( IR0 * Lm_B2( A2( ( (INT64) GFC << 12 ) - ( ( G << 4 ) * IR2 ) ), 0 ) ) );
MAC3 = A3( ( ( B << 4 ) * IR3 ) + ( IR0 * Lm_B3( A3( ( (INT64) BFC << 12 ) - ( ( B << 4 ) * IR3 ) ), 0 ) ) );
IR1 = Lm_B1( MAC1, lm );
IR2 = Lm_B2( MAC2, lm );
IR3 = Lm_B3( MAC3, lm );
RGB0 = RGB1;
RGB1 = RGB2;
CD2 = CODE;
R2 = Lm_C1( MAC1 >> 4 );
G2 = Lm_C2( MAC2 >> 4 );
B2 = Lm_C3( MAC3 >> 4 );
}
return 1;
case 0x1b:
MAC1 = A1( (INT64) ( L11 * VX0 ) + ( L12 * VY0 ) + ( L13 * VZ0 ) );
MAC2 = A2( (INT64) ( L21 * VX0 ) + ( L22 * VY0 ) + ( L23 * VZ0 ) );
MAC3 = A3( (INT64) ( L31 * VX0 ) + ( L32 * VY0 ) + ( L33 * VZ0 ) );
IR1 = Lm_B1( MAC1, lm );
IR2 = Lm_B2( MAC2, lm );
IR3 = Lm_B3( MAC3, lm );
MAC1 = A1i( i44_add( i44_add( i44_add( i44( (INT64) RBK << 12 ), ( LR1 * IR1 ) ), ( LR2 * IR2 ) ), ( LR3 * IR3 ) ) );
MAC2 = A2i( i44_add( i44_add( i44_add( i44( (INT64) GBK << 12 ), ( LG1 * IR1 ) ), ( LG2 * IR2 ) ), ( LG3 * IR3 ) ) );
MAC3 = A3i( i44_add( i44_add( i44_add( i44( (INT64) BBK << 12 ), ( LB1 * IR1 ) ), ( LB2 * IR2 ) ), ( LB3 * IR3 ) ) );
IR1 = Lm_B1( MAC1, lm );
IR2 = Lm_B2( MAC2, lm );
IR3 = Lm_B3( MAC3, lm );
MAC1 = A1( ( R << 4 ) * IR1 );
MAC2 = A2( ( G << 4 ) * IR2 );
MAC3 = A3( ( B << 4 ) * IR3 );
IR1 = Lm_B1( MAC1, lm );
IR2 = Lm_B2( MAC2, lm );
IR3 = Lm_B3( MAC3, lm );
RGB0 = RGB1;
RGB1 = RGB2;
CD2 = CODE;
R2 = Lm_C1( MAC1 >> 4 );
G2 = Lm_C2( MAC2 >> 4 );
B2 = Lm_C3( MAC3 >> 4 );
return 1;
case 0x1c:
MAC1 = A1i( i44_add( i44_add( i44_add( i44( ( (INT64) RBK ) << 12 ), ( LR1 * IR1 ) ), ( LR2 * IR2 ) ), ( LR3 * IR3 ) ) );
MAC2 = A2i( i44_add( i44_add( i44_add( i44( ( (INT64) GBK ) << 12 ), ( LG1 * IR1 ) ), ( LG2 * IR2 ) ), ( LG3 * IR3 ) ) );
MAC3 = A3i( i44_add( i44_add( i44_add( i44( ( (INT64) BBK ) << 12 ), ( LB1 * IR1 ) ), ( LB2 * IR2 ) ), ( LB3 * IR3 ) ) );
IR1 = Lm_B1( MAC1, lm );
IR2 = Lm_B2( MAC2, lm );
IR3 = Lm_B3( MAC3, lm );
MAC1 = A1( ( R << 4 ) * IR1 );
MAC2 = A2( ( G << 4 ) * IR2 );
MAC3 = A3( ( B << 4 ) * IR3 );
IR1 = Lm_B1( MAC1, lm );
IR2 = Lm_B2( MAC2, lm );
IR3 = Lm_B3( MAC3, lm );
RGB0 = RGB1;
RGB1 = RGB2;
CD2 = CODE;
R2 = Lm_C1( MAC1 >> 4 );
G2 = Lm_C2( MAC2 >> 4 );
B2 = Lm_C3( MAC3 >> 4 );
return 1;
case 0x1e:
MAC1 = A1( (INT64) ( L11 * VX0 ) + ( L12 * VY0 ) + ( L13 * VZ0 ) );
MAC2 = A2( (INT64) ( L21 * VX0 ) + ( L22 * VY0 ) + ( L23 * VZ0 ) );
MAC3 = A3( (INT64) ( L31 * VX0 ) + ( L32 * VY0 ) + ( L33 * VZ0 ) );
IR1 = Lm_B1( MAC1, lm );
IR2 = Lm_B2( MAC2, lm );
IR3 = Lm_B3( MAC3, lm );
MAC1 = A1i( i44_add( i44_add( i44_add( i44( (INT64) RBK << 12 ), ( LR1 * IR1 ) ), ( LR2 * IR2 ) ), ( LR3 * IR3 ) ) );
MAC2 = A2i( i44_add( i44_add( i44_add( i44( (INT64) GBK << 12 ), ( LG1 * IR1 ) ), ( LG2 * IR2 ) ), ( LG3 * IR3 ) ) );
MAC3 = A3i( i44_add( i44_add( i44_add( i44( (INT64) BBK << 12 ), ( LB1 * IR1 ) ), ( LB2 * IR2 ) ), ( LB3 * IR3 ) ) );
IR1 = Lm_B1( MAC1, lm );
IR2 = Lm_B2( MAC2, lm );
IR3 = Lm_B3( MAC3, lm );
RGB0 = RGB1;
RGB1 = RGB2;
CD2 = CODE;
R2 = Lm_C1( MAC1 >> 4 );
G2 = Lm_C2( MAC2 >> 4 );
B2 = Lm_C3( MAC3 >> 4 );
return 1;
case 0x20:
for( v = 0; v < 3; v++ )
{
MAC1 = A1( (INT64) ( L11 * VX( v ) ) + ( L12 * VY( v ) ) + ( L13 * VZ( v ) ) );
MAC2 = A2( (INT64) ( L21 * VX( v ) ) + ( L22 * VY( v ) ) + ( L23 * VZ( v ) ) );
MAC3 = A3( (INT64) ( L31 * VX( v ) ) + ( L32 * VY( v ) ) + ( L33 * VZ( v ) ) );
IR1 = Lm_B1( MAC1, lm );
IR2 = Lm_B2( MAC2, lm );
IR3 = Lm_B3( MAC3, lm );
MAC1 = A1i( i44_add( i44_add( i44_add( i44( (INT64) RBK << 12 ), ( LR1 * IR1 ) ), ( LR2 * IR2 ) ), ( LR3 * IR3 ) ) );
MAC2 = A2i( i44_add( i44_add( i44_add( i44( (INT64) GBK << 12 ), ( LG1 * IR1 ) ), ( LG2 * IR2 ) ), ( LG3 * IR3 ) ) );
MAC3 = A3i( i44_add( i44_add( i44_add( i44( (INT64) BBK << 12 ), ( LB1 * IR1 ) ), ( LB2 * IR2 ) ), ( LB3 * IR3 ) ) );
IR1 = Lm_B1( MAC1, lm );
IR2 = Lm_B2( MAC2, lm );
IR3 = Lm_B3( MAC3, lm );
RGB0 = RGB1;
RGB1 = RGB2;
CD2 = CODE;
R2 = Lm_C1( MAC1 >> 4 );
G2 = Lm_C2( MAC2 >> 4 );
B2 = Lm_C3( MAC3 >> 4 );
}
return 1;
case 0x28:
MAC1 = A1( IR1 * IR1 );
MAC2 = A2( IR2 * IR2 );
MAC3 = A3( IR3 * IR3 );
IR1 = Lm_B1( MAC1, lm );
IR2 = Lm_B2( MAC2, lm );
IR3 = Lm_B3( MAC3, lm );
return 1;
case 0x1a: /* end of NCDT */
case 0x29:
MAC1 = A1( ( ( R << 4 ) * IR1 ) + ( IR0 * Lm_B1( A1( ( (INT64) RFC << 12 ) - ( ( R << 4 ) * IR1 ) ), 0 ) ) );
MAC2 = A2( ( ( G << 4 ) * IR2 ) + ( IR0 * Lm_B2( A2( ( (INT64) GFC << 12 ) - ( ( G << 4 ) * IR2 ) ), 0 ) ) );
MAC3 = A3( ( ( B << 4 ) * IR3 ) + ( IR0 * Lm_B3( A3( ( (INT64) BFC << 12 ) - ( ( B << 4 ) * IR3 ) ), 0 ) ) );
IR1 = Lm_B1( MAC1, lm );
IR2 = Lm_B2( MAC2, lm );
IR3 = Lm_B3( MAC3, lm );
RGB0 = RGB1;
RGB1 = RGB2;
CD2 = CODE;
R2 = Lm_C1( MAC1 >> 4 );
G2 = Lm_C2( MAC2 >> 4 );
B2 = Lm_C3( MAC3 >> 4 );
return 1;
case 0x2a:
for( v = 0; v < 3; v++ )
{
MAC1 = A1( ( R0 << 16 ) + ( IR0 * Lm_B1( A1( ( (INT64) RFC << 12 ) - ( R0 << 16 ) ), 0 ) ) );
MAC2 = A2( ( G0 << 16 ) + ( IR0 * Lm_B2( A2( ( (INT64) GFC << 12 ) - ( G0 << 16 ) ), 0 ) ) );
MAC3 = A3( ( B0 << 16 ) + ( IR0 * Lm_B3( A3( ( (INT64) BFC << 12 ) - ( B0 << 16 ) ), 0 ) ) );
IR1 = Lm_B1( MAC1, lm );
IR2 = Lm_B2( MAC2, lm );
IR3 = Lm_B3( MAC3, lm );
RGB0 = RGB1;
RGB1 = RGB2;
CD2 = CODE;
R2 = Lm_C1( MAC1 >> 4 );
G2 = Lm_C2( MAC2 >> 4 );
B2 = Lm_C3( MAC3 >> 4 );
}
return 1;
case 0x2d:
MAC0 = F( (INT64) ( ZSF3 * SZ1 ) + ( ZSF3 * SZ2 ) + ( ZSF3 * SZ3 ) );
OTZ = Lm_D( m_mac0, 1 );
return 1;
case 0x2e:
MAC0 = F( (INT64) ( ZSF4 * SZ0 ) + ( ZSF4 * SZ1 ) + ( ZSF4 * SZ2 ) + ( ZSF4 * SZ3 ) );
OTZ = Lm_D( m_mac0, 1 );
return 1;
case 0x30:
for( v = 0; v < 3; v++ )
{
MAC1 = A1i( i44_add( i44_add( i44_add( i44( (INT64) TRX << 12 ), ( R11 * VX( v ) ) ), ( R12 * VY( v ) ) ), ( R13 * VZ( v ) ) ) );
MAC2 = A2i( i44_add( i44_add( i44_add( i44( (INT64) TRY << 12 ), ( R21 * VX( v ) ) ), ( R22 * VY( v ) ) ), ( R23 * VZ( v ) ) ) );
MAC3 = A3i( i44_add( i44_add( i44_add( i44( (INT64) TRZ << 12 ), ( R31 * VX( v ) ) ), ( R32 * VY( v ) ) ), ( R33 * VZ( v ) ) ) );
IR1 = Lm_B1( MAC1, lm );
IR2 = Lm_B2( MAC2, lm );
IR3 = Lm_B3_sf( m_mac3, m_sf, lm );
SZ0 = SZ1;
SZ1 = SZ2;
SZ2 = SZ3;
SZ3 = Lm_D( m_mac3, 1 );
h_over_sz3 = Lm_E( gte_divide( H, SZ3 ) );
SXY0 = SXY1;
SXY1 = SXY2;
SX2 = Lm_G1( F( (INT64) OFX + ( (INT64) IR1 * h_over_sz3 ) ) >> 16 );
SY2 = Lm_G2( F( (INT64) OFY + ( (INT64) IR2 * h_over_sz3 ) ) >> 16 );
}
MAC0 = F( (INT64) DQB + ( (INT64) DQA * h_over_sz3 ) );
IR0 = Lm_H( m_mac0, 1 );
return 1;
case 0x3d:
MAC1 = A1( IR0 * IR1 );
MAC2 = A2( IR0 * IR2 );
MAC3 = A3( IR0 * IR3 );
IR1 = Lm_B1( MAC1, lm );
IR2 = Lm_B2( MAC2, lm );
IR3 = Lm_B3( MAC3, lm );
RGB0 = RGB1;
RGB1 = RGB2;
CD2 = CODE;
R2 = Lm_C1( MAC1 >> 4 );
G2 = Lm_C2( MAC2 >> 4 );
B2 = Lm_C3( MAC3 >> 4 );
return 1;
case 0x3e:
MAC1 = A1( gte_shift( MAC1, -m_sf ) + ( IR0 * IR1 ) );
MAC2 = A2( gte_shift( MAC2, -m_sf ) + ( IR0 * IR2 ) );
MAC3 = A3( gte_shift( MAC3, -m_sf ) + ( IR0 * IR3 ) );
IR1 = Lm_B1( MAC1, lm );
IR2 = Lm_B2( MAC2, lm );
IR3 = Lm_B3( MAC3, lm );
RGB0 = RGB1;
RGB1 = RGB2;
CD2 = CODE;
R2 = Lm_C1( MAC1 >> 4 );
G2 = Lm_C2( MAC2 >> 4 );
B2 = Lm_C3( MAC3 >> 4 );
return 1;
case 0x3f:
for( v = 0; v < 3; v++ )
{
MAC1 = A1( (INT64) ( L11 * VX( v ) ) + ( L12 * VY( v ) ) + ( L13 * VZ( v ) ) );
MAC2 = A2( (INT64) ( L21 * VX( v ) ) + ( L22 * VY( v ) ) + ( L23 * VZ( v ) ) );
MAC3 = A3( (INT64) ( L31 * VX( v ) ) + ( L32 * VY( v ) ) + ( L33 * VZ( v ) ) );
IR1 = Lm_B1( MAC1, lm );
IR2 = Lm_B2( MAC2, lm );
IR3 = Lm_B3( MAC3, lm );
MAC1 = A1i( i44_add( i44_add( i44_add( i44( (INT64) RBK << 12 ), ( LR1 * IR1 ) ), ( LR2 * IR2 ) ), ( LR3 * IR3 ) ) );
MAC2 = A2i( i44_add( i44_add( i44_add( i44( (INT64) GBK << 12 ), ( LG1 * IR1 ) ), ( LG2 * IR2 ) ), ( LG3 * IR3 ) ) );
MAC3 = A3i( i44_add( i44_add( i44_add( i44( (INT64) BBK << 12 ), ( LB1 * IR1 ) ), ( LB2 * IR2 ) ), ( LB3 * IR3 ) ) );
IR1 = Lm_B1( MAC1, lm );
IR2 = Lm_B2( MAC2, lm );
IR3 = Lm_B3( MAC3, lm );
MAC1 = A1( ( R << 4 ) * IR1 );
MAC2 = A2( ( G << 4 ) * IR2 );
MAC3 = A3( ( B << 4 ) * IR3 );
IR1 = Lm_B1( MAC1, lm );
IR2 = Lm_B2( MAC2, lm );
IR3 = Lm_B3( MAC3, lm );
RGB0 = RGB1;
RGB1 = RGB2;
CD2 = CODE;
R2 = Lm_C1( MAC1 >> 4 );
G2 = Lm_C2( MAC2 >> 4 );
B2 = Lm_C3( MAC3 >> 4 );
}
return 1;
}
return 0;
}
src/cpu/mips/psxjit.c
+1843
View File
File diff suppressed because it is too large. Load diff
src/cpu/mips/psxloop.c
+588
View File
@@ -0,0 +1,588 @@
/***************************************************************************
psxloop.c
Exact skip of the PSX CPU's wait loops (included by psx_cpu.c).
Within a timeslice nothing but the CPU itself changes main RAM or the
CPU state: interrupts, timers, DMA and the other CPUs only act between
timeslices. A loop that waits for an interrupt therefore repeats the
same work until the timeslice ends, and the whole passes that still fit
can be done at once: registers, memory and cycles end up exactly as if
they had run (one cycle per instruction, as the interpreter counts),
and the last pass runs normally. Three kinds of loops are recognised:
LOOP_PURE a short loop of loads and register arithmetic, no stores, no
other branch, where no register is read before the pass
writes it: every pass leaves the same state (for example
"lhu v0,x(v1); nop; beqz v0,loop"). The recompiler has its
own version of this one (jit_is_idle_loop).
LOOP_COUNT "b<cond> r,self" with "addiu r,r,-1" in the delay slot: a
plain countdown.
LOOP_VSYNC the wait in the PsyQ libraries' VSync(): a timeout counter on
the stack, decremented and stored every pass, and a RAM word
compared with a target (used by most System 11/12 games).
LOOP_RNG the VBLANK wait of Tekken 3 / Tekken Tag Tournament: every pass
steps two random number generators in RAM (x = 5x + 1 and
x = (x + 1) * 69069) while a flag in RAM stays 0.
The loop's code is checked word by word every time before a skip, so
a changed program is never skipped by mistake. Main RAM and the BIOS
must be fast RAM (psxcpu_add_fastram) for any of this to apply; loads
from anything else (I/O, shared RAM) are never skipped over.
***************************************************************************/
#define LOOP_PURE 1
#define LOOP_COUNT 2
#define LOOP_VSYNC 3
#define LOOP_RNG 4
/* build with -DPSX_LOOPSKIP=0 to compare against the plain interpreter */
#ifndef PSX_LOOPSKIP
#define PSX_LOOPSKIP 1
#endif
static int loopskip_enabled = PSX_LOOPSKIP;
/* a word of code or data in fast RAM, or 0 if it is not there */
static int loop_word( UINT32 address, UINT32 *word )
{
struct psx_fastram *r = find_fastram( address, 4 );
if( r == NULL || ( address & 3 ) != 0 )
{
return 0;
}
*word = *(UINT32 *)&r->base[ address - r->start ];
return 1;
}
/* host pointer of a writable RAM word away from translated code, or NULL */
static UINT32 *loop_data( UINT32 address )
{
struct psx_fastram *r = find_fastram( address, 4 );
UINT8 *host;
if( r == NULL || r->readonly || ( address & 3 ) != 0 )
{
return NULL;
}
host = &r->base[ address - r->start ];
#if PSXJIT_SUPPORTED
if( jit_code_present && jit_codemap[ jit_codemap_index( host ) ] )
{
return NULL;
}
#endif
return (UINT32 *)host;
}
static UINT32 loop_branch_target( UINT32 op, UINT32 pc )
{
return pc + 4 + ( (INT32)(INT16)op << 2 );
}
/*************************************
* LOOP_PURE
*************************************/
/* registers read and written by an allowed loop instruction; 0 if not allowed */
static int loop_pure_op( UINT32 op, UINT32 *reads, UINT32 *writes, int *load )
{
UINT32 rs = INS_RS( op ), rt = INS_RT( op ), rd = INS_RD( op );
*reads = 0; *writes = 0; *load = 0;
switch( INS_OP( op ) )
{
case 0x00: /* SPECIAL */
switch( op & 63 )
{
case 0x00: case 0x02: case 0x03: /* SLL SRL SRA */
*reads = 1 << rt; *writes = 1 << rd; return 1;
case 0x04: case 0x06: case 0x07: /* SLLV SRLV SRAV */
case 0x21: case 0x23: case 0x24: case 0x25: /* ADDU SUBU AND OR */
case 0x26: case 0x27: case 0x2a: case 0x2b: /* XOR NOR SLT SLTU */
*reads = ( 1 << rs ) | ( 1 << rt ); *writes = 1 << rd; return 1;
}
return 0;
case 0x09: case 0x0a: case 0x0b: case 0x0c: case 0x0d: case 0x0e: /* ADDIU SLTI SLTIU ANDI ORI XORI */
*reads = 1 << rs; *writes = 1 << rt; return 1;
case 0x0f: /* LUI */
*writes = 1 << rt; return 1;
case 0x20: case 0x21: case 0x23: case 0x24: case 0x25: /* LB LH LW LBU LHU */
*reads = 1 << rs; *writes = 1 << rt; *load = 1; return 1;
}
return 0;
}
/* registers read by the closing branch, or -1 if 'op' is not a usable branch to 'target' */
static int loop_pure_branch( UINT32 op, UINT32 pc, UINT32 target, UINT32 *reads )
{
UINT32 rs = INS_RS( op ), rt = INS_RT( op );
switch( INS_OP( op ) )
{
case 0x01: /* BLTZ BGEZ */
if( rt != 0x00 && rt != 0x01 ) return -1;
*reads = 1 << rs;
break;
case 0x04: case 0x05: /* BEQ BNE */
*reads = ( 1 << rs ) | ( 1 << rt );
break;
case 0x06: case 0x07: /* BLEZ BGTZ */
if( rt != 0 ) return -1;
*reads = 1 << rs;
break;
default:
return -1;
}
return loop_branch_target( op, pc ) == target ? 0 : -1;
}
/*
The loop at 'l' as LOOP_PURE: the branch closing it in *branch, or 0.
Same rules as the recompiler's jit_is_idle_loop, plus no instruction
may use a register loaded by the one before it (the load delay would
make it see the previous pass's value).
*/
static int loop_is_pure( UINT32 l, UINT32 *branch )
{
UINT32 ops[ 18 ], reads[ 18 ], writes[ 18 ], all = 0, written = 0, b;
int load[ 18 ], n, i, found = -1;
for( n = 0; n < 16; n++ )
{
UINT32 r;
if( !loop_word( l + n * 4, &ops[ n ] ) )
{
return 0;
}
if( loop_pure_branch( ops[ n ], l + n * 4, l, &r ) == 0 )
{
found = n;
break;
}
}
if( found < 0 || !loop_word( l + ( found + 1 ) * 4, &ops[ found + 1 ] ) )
{
return 0;
}
b = l + found * 4;
for( i = 0; i <= found + 1; i++ )
{
if( i == found )
{
loop_pure_branch( ops[ i ], b, l, &reads[ i ] );
writes[ i ] = 0;
load[ i ] = 0;
}
else if( !loop_pure_op( ops[ i ], &reads[ i ], &writes[ i ], &load[ i ] ) )
{
return 0;
}
all |= writes[ i ];
}
for( i = 0; i <= found + 1; i++ )
{
if( reads[ i ] & all & ~written & ~1 )
{
return 0;
}
if( i > 0 && load[ i - 1 ] && ( reads[ i ] & writes[ i - 1 ] & ~1 ) )
{
return 0;
}
written |= writes[ i ];
}
/* the slot's load must not reach into the next pass */
if( load[ found + 1 ] )
{
return 0;
}
*branch = b;
return 1;
}
/*************************************
* LOOP_COUNT
*************************************/
/* "b<cond> r,self" + "addiu r,r,-1": the register, or -1 */
static int loop_is_count( UINT32 l )
{
UINT32 op, slot, r;
if( !loop_word( l, &op ) || !loop_word( l + 4, &slot ) )
{
return -1;
}
if( loop_branch_target( op, l ) != l )
{
return -1;
}
r = INS_RS( op );
if( r == 0 || slot != ( 0x24000000 | ( r << 21 ) | ( r << 16 ) | 0xffff ) )
{
return -1;
}
if( ( INS_OP( op ) == 0x01 && INS_RT( op ) == 0x01 ) || /* BGEZ */
( INS_OP( op ) == 0x07 && INS_RT( op ) == 0x00 ) || /* BGTZ */
( INS_OP( op ) == 0x05 && INS_RT( op ) == 0x00 ) ) /* BNE r,zero */
{
return (int)r;
}
return -1;
}
/*************************************
* LOOP_VSYNC
*************************************/
/*
L+0 lw v0,16(sp) X+0 lui v0,hi
L+1 nop X+1 lw v0,lo(v0)
L+2 addiu v0,v0,-1 X+2 nop
L+3 sw v0,16(sp) X+3 slt v0,v0,a0
L+4 lw v0,16(sp) X+4 bnez v0,L
L+5 nop X+5 nop
L+6 bne v0,v1,X
L+7 nop
One pass is 14 instructions; the RAM word at hi:lo is in *global.
*/
static int loop_is_vsync( UINT32 l, UINT32 *global )
{
static const UINT32 head[ 8 ] = { 0x8fa20010, 0, 0x2442ffff, 0xafa20010, 0x8fa20010, 0, 0, 0 };
UINT32 w[ 8 ], x, lui, lw, i;
for( i = 0; i < 8; i++ )
{
if( !loop_word( l + i * 4, &w[ i ] ) || ( i != 6 && w[ i ] != head[ i ] ) )
{
return 0;
}
}
if( ( w[ 6 ] & 0xffff0000 ) != 0x14430000 )
{
return 0;
}
x = loop_branch_target( w[ 6 ], l + 24 );
if( x <= l + 28 || x - l > 64 * 4 )
{
return 0;
}
if( !loop_word( x, &lui ) || ( lui & 0xffff0000 ) != 0x3c020000 ||
!loop_word( x + 4, &lw ) || ( lw & 0xffff0000 ) != 0x8c420000 ||
!loop_word( x + 8, &w[ 0 ] ) || w[ 0 ] != 0 ||
!loop_word( x + 12, &w[ 1 ] ) || w[ 1 ] != 0x0044102a ||
!loop_word( x + 16, &w[ 2 ] ) || ( w[ 2 ] & 0xffff0000 ) != 0x14400000 || loop_branch_target( w[ 2 ], x + 16 ) != l ||
!loop_word( x + 20, &w[ 3 ] ) || w[ 3 ] != 0 )
{
return 0;
}
*global = ( ( lui & 0xffff ) << 16 ) + (INT32)(INT16)lw;
return 1;
}
/*************************************
* LOOP_RNG
*************************************/
/*
L+0 jal F F+0 lw v1,o1(gp)
L+1 nop F+1 nop
L+2 lui v1,h2 F+2 sll v0,v1,2
L+3 lw v1,o2(v1) F+3 addu v0,v0,v1
L+4 lw a0,o3(gp) F+4 addiu v0,v0,1
L+5 addiu v1,v1,1 F+5 sw v0,o1(gp)
L+6.. v0 = v1 * 69069 F+6 jr ra
L+16 lui at,h2 F+7 nop
L+17 sw v0,o2(at)
L+18 beqz a0,L
L+19 lui v0,slot
One pass is 28 instructions.
*/
static const UINT32 loop_rng_mul[ 10 ] =
{
0x00031140, 0x00431021, 0x00021080, 0x00431023, 0x00021080,
0x00431023, 0x00021080, 0x00431021, 0x00021940, 0x00431021
};
struct loop_rng
{
UINT32 x1, x2, flag; /* addresses: generator 1 (5x + 1), generator 2, flag */
UINT32 at, v0; /* the values left in at and v0 */
};
static int loop_is_rng( UINT32 l, struct loop_rng *g )
{
UINT32 w[ 20 ], f[ 8 ], fa, i, gp = mipscpu.r[ 28 ];
for( i = 0; i < 20; i++ )
{
if( !loop_word( l + i * 4, &w[ i ] ) )
{
return 0;
}
}
if( INS_OP( w[ 0 ] ) != 0x03 || w[ 1 ] != 0 ||
( w[ 2 ] & 0xffff0000 ) != 0x3c030000 || ( w[ 3 ] & 0xffff0000 ) != 0x8c630000 ||
( w[ 4 ] & 0xffff0000 ) != 0x8f840000 || w[ 5 ] != 0x24630001 ||
( w[ 16 ] & 0xffff0000 ) != 0x3c010000 || ( w[ 16 ] & 0xffff ) != ( w[ 2 ] & 0xffff ) ||
( w[ 17 ] & 0xffff0000 ) != 0xac220000 || ( w[ 17 ] & 0xffff ) != ( w[ 3 ] & 0xffff ) ||
( w[ 18 ] & 0xffff0000 ) != 0x10800000 || loop_branch_target( w[ 18 ], l + 72 ) != l ||
( w[ 19 ] & 0xffff0000 ) != 0x3c020000 )
{
return 0;
}
for( i = 0; i < 10; i++ )
{
if( w[ 6 + i ] != loop_rng_mul[ i ] )
{
return 0;
}
}
fa = ( ( l + 4 ) & 0xf0000000 ) | ( ( w[ 0 ] & 0x03ffffff ) << 2 );
for( i = 0; i < 8; i++ )
{
if( !loop_word( fa + i * 4, &f[ i ] ) )
{
return 0;
}
}
if( ( f[ 0 ] & 0xffff0000 ) != 0x8f830000 || f[ 1 ] != 0 || f[ 2 ] != 0x00031080 || f[ 3 ] != 0x00431021 ||
f[ 4 ] != 0x24420001 || ( f[ 5 ] & 0xffff0000 ) != 0xaf820000 || ( f[ 5 ] & 0xffff ) != ( f[ 0 ] & 0xffff ) ||
f[ 6 ] != 0x03e00008 || f[ 7 ] != 0 )
{
return 0;
}
g->x1 = gp + (INT32)(INT16)f[ 0 ];
g->x2 = ( ( w[ 2 ] & 0xffff ) << 16 ) + (INT32)(INT16)w[ 3 ];
g->flag = gp + (INT32)(INT16)w[ 4 ];
g->at = ( w[ 16 ] & 0xffff ) << 16;
g->v0 = ( w[ 19 ] & 0xffff ) << 16;
return 1;
}
/*************************************
* Skipping
*************************************/
/* whole passes of 'pass' cycles that fit, leaving between 1 and 'pass' cycles */
static INLINE UINT32 loop_passes( UINT32 pass )
{
if( mips_ICount <= (int)pass )
{
return 0;
}
return ( (UINT32)mips_ICount - 1 ) / pass;
}
static int loop_state_ok( void )
{
return loopskip_enabled && mipscpu.delayr == 0 && ( mipscpu.cp0r[ CP0_SR ] & ( SR_ISC | SR_KUC ) ) == 0;
}
/* LOOP_COUNT, LOOP_VSYNC and LOOP_RNG at 'l' (the start of a pass) */
static void loop_skip_at( UINT32 l )
{
UINT32 n, global;
int r;
struct loop_rng g;
if( !loop_state_ok() )
{
return;
}
if( ( r = loop_is_count( l ) ) > 0 )
{
/* passes still taking the branch, counting the one starting now */
UINT32 op = 0, v = mipscpu.r[ r ], left;
loop_word( l, &op );
if( INS_OP( op ) == 0x01 ) /* BGEZ: while v >= 0 */
left = (INT32)v >= 0 ? v + 1 : 0;
else /* BGTZ, BNE zero: while v > 0 */
left = (INT32)v > 0 ? v : 0;
n = loop_passes( 2 );
if( left < 1 )
return;
if( n > left - 1 )
n = left - 1;
if( n == 0 )
return;
mipscpu.r[ r ] = v - n;
mips_ICount -= n * 2;
return;
}
if( loop_is_vsync( l, &global ) )
{
UINT32 *counter = loop_data( mipscpu.r[ 29 ] + 16 ), value, until;
if( counter == NULL || !loop_word( global, &value ) || global == mipscpu.r[ 29 ] + 16 )
{
return;
}
/* the RAM word must keep the loop going */
if( !( (INT32)value < (INT32)mipscpu.r[ 4 ] ) )
{
return;
}
/* passes before the counter reaches v1 (the timeout), that pass not included */
until = *counter - mipscpu.r[ 3 ];
n = loop_passes( 14 );
if( until != 0 && n > until - 1 )
{
n = until - 1;
}
if( n == 0 )
{
return;
}
*counter -= n;
mipscpu.r[ 2 ] = 1;
mips_ICount -= n * 14;
return;
}
if( loop_is_rng( l, &g ) )
{
UINT32 *x1 = loop_data( g.x1 ), *x2 = loop_data( g.x2 ), flag, a, b, k, last = 0;
if( x1 == NULL || x2 == NULL || !loop_word( g.flag, &flag ) || flag != 0 )
{
return;
}
/* the three words must be distinct, so the stores leave the flag alone */
if( g.x1 == g.x2 || g.flag == g.x1 || g.flag == g.x2 )
{
return;
}
n = loop_passes( 28 );
if( n == 0 )
{
return;
}
a = *x1;
b = *x2;
for( k = 0; k < n; k++ )
{
a = a * 5 + 1;
last = b;
b = ( b + 1 ) * 69069;
}
*x1 = a;
*x2 = b;
mipscpu.r[ 1 ] = g.at;
mipscpu.r[ 2 ] = g.v0;
mipscpu.r[ 3 ] = last + 1;
mipscpu.r[ 4 ] = 0;
mipscpu.r[ 31 ] = l + 8;
mips_ICount -= n * 28;
return;
}
}
/* the kind of loop starting at 'l', for the recompiler (LOOP_PURE is not reported) */
static int loop_kind( UINT32 l )
{
UINT32 global;
struct loop_rng g;
if( !loopskip_enabled )
{
return LOOP_NONE;
}
if( loop_is_count( l ) > 0 )
{
return LOOP_COUNT;
}
if( loop_is_vsync( l, &global ) )
{
return LOOP_VSYNC;
}
if( loop_is_rng( l, &g ) )
{
return LOOP_RNG;
}
return LOOP_NONE;
}
/*************************************
* Interpreter hook
*************************************/
/*
Called by the interpreter when the PC moves back to 'l' (a taken
backward branch or jump) from the instruction at 'from'. LOOP_PURE
needs one whole pass seen first: from the previous arrival at 'l' to
the loop's own branch, touching nothing but fast RAM (psx_slow_access).
*/
#define LOOP_CACHE_SIZE 1024
static struct
{
UINT32 pc, op, branch;
UINT8 kind;
} loop_cache[ LOOP_CACHE_SIZE ];
static UINT32 loop_pure_pc;
static void loop_arrive( UINT32 l, UINT32 from )
{
UINT32 op, idx = ( l >> 2 ) & ( LOOP_CACHE_SIZE - 1 );
int armed = loop_pure_armed && loop_pure_pc == l && !psx_slow_access;
loop_pure_armed = 0;
if( !loop_word( l, &op ) )
{
return;
}
if( loop_cache[ idx ].pc != l || loop_cache[ idx ].op != op )
{
UINT32 branch;
loop_cache[ idx ].pc = l;
loop_cache[ idx ].op = op;
loop_cache[ idx ].kind = loop_is_pure( l, &branch ) ? LOOP_PURE : LOOP_NONE;
loop_cache[ idx ].branch = branch;
if( loop_cache[ idx ].kind == LOOP_NONE )
{
/* the other kinds are told by their first words */
UINT32 global;
struct loop_rng g;
if( loop_is_count( l ) > 0 || loop_is_vsync( l, &global ) || loop_is_rng( l, &g ) )
{
loop_cache[ idx ].kind = LOOP_COUNT; /* "one of the checked kinds" */
}
}
}
switch( loop_cache[ idx ].kind )
{
case LOOP_PURE:
{
UINT32 branch;
/* a whole pass ran since the last arrival: back here from the slot of the loop's own branch */
if( armed && from == loop_cache[ idx ].branch + 4 && loop_state_ok() &&
loop_is_pure( l, &branch ) && branch == loop_cache[ idx ].branch )
{
UINT32 pass = ( branch + 8 - l ) / 4;
mips_ICount -= loop_passes( pass ) * pass;
}
loop_pure_pc = l;
loop_pure_armed = 1;
psx_slow_access = 0;
}
break;
case LOOP_COUNT:
loop_skip_at( l );
break;
}
}
/* recompiled code: the skip at a loop head inside a block */
#if PSXJIT_SUPPORTED
static void SLJIT_FUNC loop_skip_helper( sljit_u32 l )
{
loop_skip_at( l );
}
#endif
src/cpu/mn10200/mn10200.c
+2418
View File
File diff suppressed because it is too large. Load diff
src/cpu/mn10200/mn10200.h
+67
View File
@@ -0,0 +1,67 @@
/***************************************************************************
mn10200.h : Panasonic MN10200 (MN1020012A) emulator
Backported to the MAME 0.78 CPU interface (mame2003-plus) from current
MAME (Olivier Galibert, R. Belmont, hap). The on-chip peripherals
(interrupt controller, 8-bit timers, ports) are at 0xfc00-0xffff and
handled inside the core; the four ports go to the driver through the
callbacks below.
****************************************************************************/
#ifndef _MN10200_H_
#define _MN10200_H_
#include "osd_cpu.h"
enum
{
MN10200_PC = 1,
MN10200_PSW,
MN10200_MDR,
MN10200_D0,
MN10200_D1,
MN10200_D2,
MN10200_D3,
MN10200_A0,
MN10200_A1,
MN10200_A2,
MN10200_A3,
MN10200_NMICR,
MN10200_IAGR
};
/* external interrupt pins */
enum
{
MN10200_IRQ0 = 0,
MN10200_IRQ1,
MN10200_IRQ2,
MN10200_IRQ3,
MN10200_MAX_EXT_IRQ
};
typedef data8_t (*mn10200_port_read_func)(int port);
typedef void (*mn10200_port_write_func)(int port, data8_t data);
/* hook the ports 0-3 to the driver (call before reset; NULL: open bus) */
void mn10200_set_port_handlers(mn10200_port_read_func readfn, mn10200_port_write_func writefn);
extern int mn10200_ICount;
void mn10200_init(void);
void mn10200_reset(void *param);
void mn10200_exit(void);
int mn10200_execute(int cycles);
unsigned mn10200_get_context(void *dst);
void mn10200_set_context(void *src);
unsigned mn10200_get_reg(int regnum);
void mn10200_set_reg(int regnum, unsigned val);
void mn10200_set_irq_line(int irqline, int state);
void mn10200_set_irq_callback(int (*callback)(int irqline));
const char *mn10200_info(void *context, int regnum);
unsigned mn10200_dasm(char *buffer, unsigned pc);
#endif
src/cpu/nec/nec.c
+18
View File
@@ -122,6 +122,24 @@ static int no_interrupt;
static UINT8 parity_table[256];
#include "cpuintrf.h"
#define FETCHOP fetchop()
const UINT8* v25v35_decryptiontable = 0;
INLINE UINT8 fetchop(void)
{
UINT8 ret = cpu_readop((I.sregs[CS]<<4)+I.ip++);
if (I.MF == 1)
if (v25v35_decryptiontable)
{
ret = v25v35_decryptiontable[ret];
}
return ret;
}
/***************************************************************************/
void nec_reset (void *param)
src/cpu/nec/nec.h
-1
View File
@@ -88,7 +88,6 @@ typedef enum { AL,AH,CL,CH,DL,DH,BL,BH,SPL,SPH,BPL,BPH,IXL,IXH,IYL,IYH } BREGS;
#define write_port(port,val) cpu_writeport16(port,val)
#define FETCH (cpu_readop_arg((I.sregs[CS]<<4)+I.ip++))
#define FETCHOP (cpu_readop((I.sregs[CS]<<4)+I.ip++))
#define FETCHWORD(var) { var=cpu_readop_arg((((I.sregs[CS]<<4)+I.ip)))+(cpu_readop_arg((((I.sregs[CS]<<4)+I.ip+1)))<<8); I.ip+=2; }
#define PUSH(val) { I.regs.w[SP]-=2; WriteWord((((I.sregs[SS]<<4)+I.regs.w[SP])),val); }
#define POP(var) { var = ReadWord((((I.sregs[SS]<<4)+I.regs.w[SP]))); I.regs.w[SP]+=2; }
src/cpu/nec/v25.c
+1306
View File
File diff suppressed because it is too large. Load diff
src/cpu/nec/v25.h
+53
View File
@@ -0,0 +1,53 @@
/*****************************************************************************
NEC V25 (and V25+) CPU, see v25.c
license:BSD-3-Clause
copyright-holders:Bryan McPhail, Alex W. Jackson
*****************************************************************************/
#ifndef V25_H
#define V25_H
#include "memory.h"
#include "osd_cpu.h"
/* input lines, besides 0 (INT) and IRQ_LINE_NMI */
#define V25_INPUT_LINE_INTP0 10
#define V25_INPUT_LINE_INTP1 11
#define V25_INPUT_LINE_INTP2 12
#define V25_INPUT_LINE_POLL 20
enum
{
V25_PC=1, V25_IP, V25_AW, V25_CW, V25_DW, V25_BW, V25_SP, V25_BP, V25_IX, V25_IY,
V25_DS1, V25_PS, V25_SS, V25_DS0, V25_PSW, V25_IDB, V25_PENDING
};
extern int v25_ICount;
extern void v25_init(void);
extern void v25_reset(void *param);
extern void v25_exit(void);
extern int v25_execute(int cycles);
extern unsigned v25_get_context(void *dst);
extern void v25_set_context(void *src);
extern unsigned v25_get_reg(int regnum);
extern void v25_set_reg(int regnum, unsigned val);
extern void v25_set_irq_line(int irqline, int state);
extern void v25_set_irq_callback(int (*callback)(int irqline));
extern const char *v25_info(void *context, int regnum);
extern unsigned v25_dasm(char *buffer, unsigned pc);
/* Configuration, from DRIVER_INIT (before the CPU is reset).
The opcodes are decrypted with the table when the CPU is in secure
mode (the default when there is a table). */
extern void v25_set_decryption_table(int cpunum, const UINT8 *table);
/* the port pins: PT (input only), P0, P1 (upper 4 bits), P2 */
extern void v25_set_port_handlers(int cpunum,
read8_handler pt_in, read8_handler p0_in, read8_handler p1_in, read8_handler p2_in,
write8_handler p0_out, write8_handler p1_out, write8_handler p2_out);
#endif
src/cpu/nec/v25ops.h
+1710
View File
File diff suppressed because it is too large. Load diff
src/cpu/sh2/sh2.c
+54 -33
View File
@@ -145,6 +145,8 @@ typedef struct
int dma_timer_active[2];
int is_slave, cpu_number;
data16_t (*opcode_read)(offs_t pc);
data32_t (*dma_read_hook)(UINT32 src, UINT32 dst, data32_t data, int size);
} SH2;
int sh2_icount;
@@ -152,8 +154,8 @@ static SH2 sh2;
/* Atrocious hack that makes the soldivid music correct*/
/*static const int div_tab[4] = { 3, 5, 7, 0 };*/
static const int div_tab[4] = { 3, 5, 3, 0 };
/* FRT clock: internal clock / 8, / 32, / 128, external */
static const int div_tab[4] = { 3, 5, 7, 0 };
enum {
ICF = 0x00800000,
@@ -1143,22 +1145,20 @@ static INLINE void MAC_L(UINT32 m, UINT32 n)
}
if (sh2.sr & S)
{
Res0 = sh2.macl + Res0;
if (sh2.macl > Res0)
Res2++;
Res2 += (sh2.mach & 0x0000ffff);
if (((INT32) Res2 < 0) && (Res2 < 0xffff8000))
/* full 64-bit accumulate, saturated to the 48-bit range with the sign of the product (as MAME) */
UINT64 sum = ((((UINT64)sh2.mach) << 32) | sh2.macl) + ((((UINT64)Res2) << 32) | Res0);
UINT32 sum_hi = (UINT32)(sum >> 32);
/* outside 0xffff800000000000 .. 0x00007fffffffffff */
if (sum_hi > 0x00007fff && sum_hi < 0xffff8000)
{
Res2 = 0x00008000;
Res0 = 0x00000000;
if (fnLmL < 0)
sum = ((UINT64)0xffff8000) << 32;
else
sum = (((UINT64)0x00007fff) << 32) | 0xffffffff;
}
else if (((INT32) Res2 > 0) && (Res2 > 0x00007fff))
{
Res2 = 0x00007fff;
Res0 = 0xffffffff;
}
sh2.mach = Res2;
sh2.macl = Res0;
sh2.mach = (UINT32)(sum >> 32);
sh2.macl = (UINT32)sum;
}
else
{
@@ -1208,12 +1208,19 @@ static INLINE void MAC_W(UINT32 m, UINT32 n)
if (sh2.sr & S)
{
if (ans == 1)
{
/* both addends with the same sign: the sign change is an overflow */
if (src == 0)
{
if (src == 0)
sh2.macl = 0x7fffffff;
if (src == 2)
sh2.macl = 0x80000000;
sh2.macl = 0x7fffffff;
sh2.mach |= 1;
}
else if (src == 2)
{
sh2.macl = 0x80000000;
sh2.mach |= 1;
}
}
}
else
{
@@ -2307,7 +2314,11 @@ void sh2_reset(void *param)
memset(sh2.m, 0, 0x200);
if(conf)
{
sh2.is_slave = conf->is_slave;
sh2.opcode_read = conf->opcode_read;
sh2.dma_read_hook = conf->dma_read_hook;
}
else
sh2.is_slave = 0;
@@ -2343,12 +2354,12 @@ int sh2_execute(int cycles)
if (sh2.delay)
{
opcode = RW(sh2.delay & AM);
opcode = sh2.opcode_read ? sh2.opcode_read(sh2.delay) : RW(sh2.delay & AM);
change_pc32bedw(sh2.pc & AM);
sh2.pc -= 2;
}
else
opcode = RW(sh2.pc & AM);
opcode = sh2.opcode_read ? sh2.opcode_read(sh2.pc) : RW(sh2.pc & AM);
CALL_MAME_DEBUG;
@@ -2407,9 +2418,15 @@ static void sh2_timer_resync(void)
int divider = div_tab[(sh2.m[5] >> 8) & 3];
UINT32 cur_time = cpunum_gettotalcycles(sh2.cpu_number);
if(divider)
sh2.frc += (cur_time - sh2.frc_base) >> divider;
sh2.frc_base = cur_time;
UINT32 add = (cur_time - sh2.frc_base) >> divider;
/* keep the cycles that don't make a whole count yet (as MAME) */
if (add > 0)
{
if (divider)
sh2.frc += add;
sh2.frc_base = cur_time;
}
}
static void sh2_timer_activate(void)
@@ -2536,6 +2553,10 @@ static void sh2_dmac_callback(int dma)
cpuintrf_pop_context();
}
/* a unit read by the internal DMA, through the optional hook */
#define DMA_READ(src, dst, data, size) \
(sh2.dma_read_hook ? sh2.dma_read_hook((src), (dst), (data), (size)) : (data))
static void sh2_dmac_check(int dma)
{
if(sh2.m[0x63+4*dma] & sh2.m[0x6c] & 1)
@@ -2575,7 +2596,7 @@ static void sh2_dmac_check(int dma)
src --;
if(incd == 2)
dst --;
cpu_writemem32bedw(dst, cpu_readmem32bedw(src));
cpu_writemem32bedw(dst, DMA_READ(src, dst, cpu_readmem32bedw(src), 0));
if(incs == 1)
src ++;
if(incd == 1)
@@ -2591,7 +2612,7 @@ static void sh2_dmac_check(int dma)
src -= 2;
if(incd == 2)
dst -= 2;
cpu_writemem32bedw_word(dst, cpu_readmem32bedw_word(src));
cpu_writemem32bedw_word(dst, DMA_READ(src, dst, cpu_readmem32bedw_word(src), 1));
if(incs == 1)
src += 2;
if(incd == 1)
@@ -2607,7 +2628,7 @@ static void sh2_dmac_check(int dma)
src -= 4;
if(incd == 2)
dst -= 4;
cpu_writemem32bedw_dword(dst, cpu_readmem32bedw_dword(src));
cpu_writemem32bedw_dword(dst, DMA_READ(src, dst, cpu_readmem32bedw_dword(src), 2));
if(incs == 1)
src += 4;
if(incd == 1)
@@ -2622,10 +2643,10 @@ static void sh2_dmac_check(int dma)
{
if(incd == 2)
dst -= 16;
cpu_writemem32bedw_dword(dst, cpu_readmem32bedw_dword(src));
cpu_writemem32bedw_dword(dst+4, cpu_readmem32bedw_dword(src+4));
cpu_writemem32bedw_dword(dst+8, cpu_readmem32bedw_dword(src+8));
cpu_writemem32bedw_dword(dst+12, cpu_readmem32bedw_dword(src+12));
cpu_writemem32bedw_dword(dst, DMA_READ(src, dst, cpu_readmem32bedw_dword(src), 2));
cpu_writemem32bedw_dword(dst+4, DMA_READ(src+4, dst+4, cpu_readmem32bedw_dword(src+4), 2));
cpu_writemem32bedw_dword(dst+8, DMA_READ(src+8, dst+8, cpu_readmem32bedw_dword(src+8), 2));
cpu_writemem32bedw_dword(dst+12, DMA_READ(src+12, dst+12, cpu_readmem32bedw_dword(src+12), 2));
src += 16;
if(incd == 1)
dst += 16;
@@ -2739,7 +2760,7 @@ WRITE32_HANDLER( sh2_internal_w )
{
INT64 a = sh2.m[0x45] | ((UINT64)(sh2.m[0x44]) << 32);
INT64 b = sh2.m[0x40];
log_cb(RETRO_LOG_DEBUG, LOGPRE "SH2 #%d div+mod %lld/%lld\n", cpu_getactivecpu(), a, b);
log_cb(RETRO_LOG_DEBUG, LOGPRE "SH2 #%d div+mod %08x%08x/%08x\n", cpu_getactivecpu(), sh2.m[0x44], sh2.m[0x45], sh2.m[0x40]);
if (b)
{
INT64 q = a / b;
src/cpu/sh2/sh2.h
+7
View File
@@ -60,6 +60,13 @@ extern int sh2_icount; /* cycle count */
struct sh2_config
{
int is_slave;
/* optional: opcode fetch, for CPUs that decrypt opcodes (CPS-3);
NULL fetches opcodes as data */
data16_t (*opcode_read)(offs_t pc);
/* optional: called for each unit an internal DMA transfer reads, can
change the data (CPS-3: the DMA bypasses the decryption);
size 0 byte, 1 word, 2 long */
data32_t (*dma_read_hook)(UINT32 src, UINT32 dst, data32_t data, int size);
};
extern void sh2_init(void);
src/cpu/sh3/sh3.c
+3127
View File
File diff suppressed because it is too large. Load diff
src/cpu/sh3/sh3.h
+87
View File
@@ -0,0 +1,87 @@
/*****************************************************************************
sh3.h
Hitachi SH-3 (SH7709S) CPU core, from current MAME (sh.cpp, sh4.cpp,
sh3comn.cpp, sh4comn.cpp, sh4tmu.cpp, sh7709s.cpp: R. Belmont,
David Haywood, Jesus Ramos and the other authors of those files).
Big endian, 32-bit data bus (32bedw). No FPU and no MMU (current MAME
doesn't emulate the SH-3 MMU either). The internal registers of the
SH7709S are emulated in the core; the I/O ports call the driver.
*****************************************************************************/
#ifndef _SH3_H
#define _SH3_H
#include "cpuintrf.h"
#include "osd_cpu.h"
/* the external interrupt lines IRL0-IRL3 (current MAME: SH4_IRL0-SH4_IRL3) */
#define SH3_IRL0 0
#define SH3_IRL1 1
#define SH3_IRL2 2
#define SH3_IRL3 3
/* the I/O ports, for the port callbacks */
enum
{
SH3_PORT_A = 0, SH3_PORT_B, SH3_PORT_C, SH3_PORT_D, SH3_PORT_E, SH3_PORT_F,
SH3_PORT_G, SH3_PORT_H, SH3_PORT_J, SH3_PORT_K, SH3_PORT_L, SH3_PORT_COUNT
};
enum
{
SH3_PC=1, SH3_SR, SH3_PR, SH3_GBR, SH3_VBR, SH3_MACH, SH3_MACL,
SH3_R0, SH3_R1, SH3_R2, SH3_R3, SH3_R4, SH3_R5, SH3_R6, SH3_R7,
SH3_R8, SH3_R9, SH3_R10, SH3_R11, SH3_R12, SH3_R13, SH3_R14, SH3_R15,
SH3_SSR, SH3_SPC, SH3_EA
};
struct sh3_config
{
/* the SH7709S cache and bus timing of current MAME (sh7709s.cpp, made
for the CV1000): data accesses and cache misses cost cycles */
int cache_timing;
/* the clock of the peripheral modules (TMU), Hz */
int pm_clock;
/* the I/O ports (SH3_PORT_x); NULL reads 0 */
data8_t (*port_r)(int port);
void (*port_w)(int port, data8_t data);
};
extern int sh3_ICount;
/* the fast memory: plain RAM or ROM at base (an array of data32_t, as the
memory system keeps a 32-bit big-endian space), read, written and fetched
without the memory handlers; physical addresses (29 bits). Set from
DRIVER_INIT, emptied at the CPU init */
#define SH3_FASTRAM_MAX 4
void sh3_set_fastram(UINT32 start, UINT32 end, int readonly, data32_t *base);
/* the cache and bus timing of an access done by a memory handler (current
MAME: sh7709s_device::update_access_cycles) */
void sh3_update_access_cycles(UINT32 address, int write);
/* the recompiler (sh3jit.c): available on this host, and on/off (off by default) */
int sh3_jit_available(void);
void sh3_set_jit(int enable);
/* the total number of cycles run */
UINT32 sh3_total_cycles_lo(void);
void sh3_init(void);
void sh3_reset(void *param);
void sh3_exit(void);
int sh3_execute(int cycles);
unsigned sh3_get_context(void *dst);
void sh3_set_context(void *src);
unsigned sh3_get_reg(int regnum);
void sh3_set_reg(int regnum, unsigned val);
void sh3_set_irq_line(int irqline, int state);
void sh3_set_irq_callback(int (*callback)(int irqline));
const char *sh3_info(void *context, int regnum);
unsigned sh3_dasm(char *buffer, unsigned pc);
#endif
Loaded 100 of 1002 files, more files were not shown because too many files have changed in this diff. Show more