openharmony/third_party_vixl
1
0
Fork 0
mirror of https://github.com/openharmony/third_party_vixl.git synced 2026-06-30 20:57:56 -04:00
Code Issues Packages Projects Releases Wiki Activity

Add an AUTHORS file and update copyright notices.

Browse Source 
Change-Id: Ifb505e5664996c1af41e38376e58ba49864213a3
This commit is contained in:
Alexandre Rames
2016-07-01 14:22:22 +01:00
parent 9d9901810c
commit b78f13911b
2737 changed files with 2746 additions and 2738 deletions
Download Patch File Download Diff File Expand all files Collapse all files
.clang-format
+1 -1
View File
@@ -1,4 +1,4 @@
# Copyright 2016, ARM Limited
# Copyright 2016, VIXL authors
# All rights reserved.
#
# Redistribution and use in source and binary forms, with or without
AUTHORS
+8
View File
@@ -0,0 +1,8 @@
# Below is a list of people and organisations that have contributed to the VIXL
# project. Entries should be added to the list as:
#
# Name/Organization <email address>
ARM Ltd. <*@arm.com>
Google Inc. <*@google.com>
Linaro <*@linaro.org>
LICENCE
+1 -1
View File
@@ -3,7 +3,7 @@ LICENCE
The software in this repository is covered by the following licence.
// Copyright 2015, ARM Limited
// Copyright 2015, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
SConstruct
+1 -1
View File
@@ -1,4 +1,4 @@
# Copyright 2015, ARM Limited
# Copyright 2015, VIXL authors
# All rights reserved.
#
# Redistribution and use in source and binary forms, with or without
benchmarks/a64/bench-branch-link-masm.cc
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2015, ARM Limited
// Copyright 2015, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
benchmarks/a64/bench-branch-link.cc
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2015, ARM Limited
// Copyright 2015, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
benchmarks/a64/bench-branch-masm.cc
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2015, ARM Limited
// Copyright 2015, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
benchmarks/a64/bench-branch.cc
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2015, ARM Limited
// Copyright 2015, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
benchmarks/a64/bench-dataop.cc
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2014, ARM Limited
// Copyright 2014, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
examples/a32/abs.cc
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2016, ARM Limited
// Copyright 2016, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
examples/a32/disasm-a32.cc
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2016, ARM Limited
// Copyright 2016, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
examples/a32/examples.h
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2015, ARM Limited
// Copyright 2015, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
examples/a32/getting-started.cc
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2016, ARM Limited
// Copyright 2016, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
examples/a32/pi.cc
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2016, ARM Limited
// Copyright 2016, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
examples/a32/switch.cc
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2016, ARM Limited
// Copyright 2016, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
examples/a64/abs.cc
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2014, ARM Limited
// Copyright 2014, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
examples/a64/add2-vectors.cc
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2015, ARM Limited
// Copyright 2015, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
examples/a64/add3-double.cc
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2014, ARM Limited
// Copyright 2014, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
examples/a64/add4-double.cc
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2014, ARM Limited
// Copyright 2014, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
examples/a64/check-bounds.cc
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2014, ARM Limited
// Copyright 2014, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
examples/a64/crc-checksums.cc
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2015, ARM Limited
// Copyright 2015, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
examples/a64/custom-disassembler.cc
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2014, ARM Limited
// Copyright 2014, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
examples/a64/custom-disassembler.h
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2014, ARM Limited
// Copyright 2014, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
examples/a64/debugger.cc
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2014, ARM Limited
// Copyright 2014, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
examples/a64/examples.h
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2015, ARM Limited
// Copyright 2015, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
examples/a64/factorial-rec.cc
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2014, ARM Limited
// Copyright 2014, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
examples/a64/factorial.cc
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2014, ARM Limited
// Copyright 2014, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
examples/a64/getting-started.cc
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2014, ARM Limited
// Copyright 2014, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
examples/a64/literal.cc
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2015, ARM Limited
// Copyright 2015, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
examples/a64/neon-matrix-multiply.cc
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2015, ARM Limited
// Copyright 2015, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
examples/a64/non-const-visitor.cc
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2014, ARM Limited
// Copyright 2014, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
examples/a64/non-const-visitor.h
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2014, ARM Limited
// Copyright 2014, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
examples/a64/sum-array.cc
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2014, ARM Limited
// Copyright 2014, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
examples/a64/swap-int32.cc
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2014, ARM Limited
// Copyright 2014, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
examples/a64/swap4.cc
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2014, ARM Limited
// Copyright 2014, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
src/a32/assembler-a32.cc
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2015, ARM Limited
// Copyright 2015, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
src/a32/assembler-a32.h
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2015, ARM Limited
// Copyright 2015, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
src/a32/constants-a32.h
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2015, ARM Limited
// Copyright 2015, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
src/a32/disasm-a32.cc
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2015, ARM Limited
// Copyright 2015, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
src/a32/disasm-a32.h
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2015, ARM Limited
// Copyright 2015, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
src/a32/instructions-a32.cc
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2015, ARM Limited
// Copyright 2015, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
src/a32/instructions-a32.h
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2015, ARM Limited
// Copyright 2015, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
src/a32/label-a32.h
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2015, ARM Limited
// Copyright 2015, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
src/a32/macro-assembler-a32.cc
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2015, ARM Limited
// Copyright 2015, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
src/a32/macro-assembler-a32.h
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2015, ARM Limited
// Copyright 2015, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
src/a32/operand-a32.cc
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2015, ARM Limited
// Copyright 2015, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
src/a32/operand-a32.h
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2015, ARM Limited
// Copyright 2015, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
src/a64/assembler-a64.cc
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2015, ARM Limited
// Copyright 2015, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
src/a64/assembler-a64.h
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2015, ARM Limited
// Copyright 2015, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
src/a64/constants-a64.h
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2015, ARM Limited
// Copyright 2015, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
src/a64/cpu-a64.cc
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2015, ARM Limited
// Copyright 2015, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
src/a64/cpu-a64.h
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2014, ARM Limited
// Copyright 2014, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
src/a64/debugger-a64.cc
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2014, ARM Limited
// Copyright 2014, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
src/a64/debugger-a64.h
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2014, ARM Limited
// Copyright 2014, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
src/a64/decoder-a64.cc
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2014, ARM Limited
// Copyright 2014, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
src/a64/decoder-a64.h
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2014, ARM Limited
// Copyright 2014, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
src/a64/disasm-a64.cc
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2015, ARM Limited
// Copyright 2015, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
src/a64/disasm-a64.h
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2015, ARM Limited
// Copyright 2015, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
src/a64/instructions-a64.cc
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2015, ARM Limited
// Copyright 2015, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
src/a64/instructions-a64.h
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2015, ARM Limited
// Copyright 2015, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
src/a64/instrument-a64.cc
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2014, ARM Limited
// Copyright 2014, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
src/a64/instrument-a64.h
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2014, ARM Limited
// Copyright 2014, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
src/a64/logic-a64.cc
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2015, ARM Limited
// Copyright 2015, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
src/a64/macro-assembler-a64.cc
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2015, ARM Limited
// Copyright 2015, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
src/a64/macro-assembler-a64.h
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2015, ARM Limited
// Copyright 2015, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
src/a64/simulator-a64.cc
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2015, ARM Limited
// Copyright 2015, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
src/a64/simulator-a64.h
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2015, ARM Limited
// Copyright 2015, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
src/a64/simulator-constants-a64.h
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2015, ARM Limited
// Copyright 2015, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
src/code-buffer-vixl.cc
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2014, ARM Limited
// Copyright 2014, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
src/code-buffer-vixl.h
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2014, ARM Limited
// Copyright 2014, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
src/compiler-intrinsics-vixl.cc
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2015, ARM Limited
// Copyright 2015, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
src/compiler-intrinsics-vixl.h
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2015, ARM Limited
// Copyright 2015, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
src/globals-vixl.h
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2015, ARM Limited
// Copyright 2015, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
src/invalset-vixl.h
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2015, ARM Limited
// Copyright 2015, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
src/platform-vixl.h
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2014, ARM Limited
// Copyright 2014, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
src/utils-vixl.cc
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2015, ARM Limited
// Copyright 2015, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
src/utils-vixl.h
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2015, ARM Limited
// Copyright 2015, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
test/a32/config/cond-rd-memop-immediate-512-a32.json
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2016, ARM Limited
// Copyright 2016, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
test/a32/config/cond-rd-memop-immediate-8192-a32.json
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2016, ARM Limited
// Copyright 2016, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
test/a32/config/cond-rd-memop-rs-a32.json
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2016, ARM Limited
// Copyright 2016, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
test/a32/config/cond-rd-memop-rs-shift-amount-1to31-a32.json
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2016, ARM Limited
// Copyright 2016, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
test/a32/config/cond-rd-memop-rs-shift-amount-1to32-a32.json
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2016, ARM Limited
// Copyright 2016, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
test/a32/config/cond-rd-operand-const-a32.json
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2016, ARM Limited
// Copyright 2016, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
test/a32/config/cond-rd-operand-const-t32.json
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2016, ARM Limited
// Copyright 2016, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
test/a32/config/cond-rd-operand-imm16-t32.json
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2016, ARM Limited
// Copyright 2016, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
test/a32/config/cond-rd-operand-rn-a32.json
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2016, ARM Limited
// Copyright 2016, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
test/a32/config/cond-rd-operand-rn-ror-amount-a32.json
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2016, ARM Limited
// Copyright 2016, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
test/a32/config/cond-rd-operand-rn-ror-amount-t32.json
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2016, ARM Limited
// Copyright 2016, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
test/a32/config/cond-rd-operand-rn-shift-amount-1to31-a32.json
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2016, ARM Limited
// Copyright 2016, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
test/a32/config/cond-rd-operand-rn-shift-amount-1to31-t32.json
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2016, ARM Limited
// Copyright 2016, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
test/a32/config/cond-rd-operand-rn-shift-amount-1to32-a32.json
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2016, ARM Limited
// Copyright 2016, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
test/a32/config/cond-rd-operand-rn-shift-amount-1to32-t32.json
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2016, ARM Limited
// Copyright 2016, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
test/a32/config/cond-rd-operand-rn-shift-rs-a32.json
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2016, ARM Limited
// Copyright 2016, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
test/a32/config/cond-rd-operand-rn-shift-rs-t32.json
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2016, ARM Limited
// Copyright 2016, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
test/a32/config/cond-rd-operand-rn-t32.json
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2016, ARM Limited
// Copyright 2016, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
test/a32/config/cond-rd-pc-operand-imm12-t32.json
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2016, ARM Limited
// Copyright 2016, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
test/a32/config/cond-rd-pc-operand-imm8-t32.json
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2016, ARM Limited
// Copyright 2016, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
test/a32/config/cond-rd-rn-a32.json
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2016, ARM Limited
// Copyright 2016, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
test/a32/config/cond-rd-rn-operand-const-a32.json
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2016, ARM Limited
// Copyright 2016, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
test/a32/config/cond-rd-rn-operand-const-t32.json
+1 -1
View File
@@ -1,4 +1,4 @@
// Copyright 2016, ARM Limited
// Copyright 2016, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without

Some files were not shown because too many files have changed in this diff Show More