2006-02-05 05:50:24 +00:00
|
|
|
//===-- SparcISelDAGToDAG.cpp - A dag to dag inst selector for Sparc ------===//
|
2005-12-17 07:47:01 +00:00
|
|
|
//
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
|
|
|
// This file was developed by Chris Lattner and is distributed under
|
|
|
|
// the University of Illinois Open Source License. See LICENSE.TXT for details.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//
|
2006-02-05 05:50:24 +00:00
|
|
|
// This file defines an instruction selector for the SPARC target.
|
2005-12-17 07:47:01 +00:00
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2006-02-05 05:50:24 +00:00
|
|
|
#include "Sparc.h"
|
|
|
|
#include "SparcTargetMachine.h"
|
2005-12-18 13:33:06 +00:00
|
|
|
#include "llvm/DerivedTypes.h"
|
2005-12-17 08:03:24 +00:00
|
|
|
#include "llvm/Function.h"
|
2006-03-25 06:47:10 +00:00
|
|
|
#include "llvm/Intrinsics.h"
|
2005-12-18 06:59:57 +00:00
|
|
|
#include "llvm/CodeGen/MachineFrameInfo.h"
|
2005-12-17 08:03:24 +00:00
|
|
|
#include "llvm/CodeGen/MachineFunction.h"
|
2005-12-18 08:13:54 +00:00
|
|
|
#include "llvm/CodeGen/MachineInstrBuilder.h"
|
2005-12-17 07:47:01 +00:00
|
|
|
#include "llvm/CodeGen/SelectionDAG.h"
|
|
|
|
#include "llvm/CodeGen/SelectionDAGISel.h"
|
2005-12-17 08:03:24 +00:00
|
|
|
#include "llvm/CodeGen/SSARegMap.h"
|
2005-12-17 07:47:01 +00:00
|
|
|
#include "llvm/Target/TargetLowering.h"
|
|
|
|
#include "llvm/Support/Debug.h"
|
|
|
|
#include <iostream>
|
2006-08-07 22:28:20 +00:00
|
|
|
#include <queue>
|
2006-02-05 06:51:51 +00:00
|
|
|
#include <set>
|
2005-12-17 07:47:01 +00:00
|
|
|
using namespace llvm;
|
|
|
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// TargetLowering Implementation
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2006-02-05 05:50:24 +00:00
|
|
|
namespace SPISD {
|
2005-12-18 01:20:35 +00:00
|
|
|
enum {
|
2006-02-05 05:50:24 +00:00
|
|
|
FIRST_NUMBER = ISD::BUILTIN_OP_END+SP::INSTRUCTION_LIST_END,
|
2006-01-30 06:14:02 +00:00
|
|
|
CMPICC, // Compare two GPR operands, set icc.
|
|
|
|
CMPFCC, // Compare two FP operands, set fcc.
|
|
|
|
BRICC, // Branch to dest on icc condition
|
|
|
|
BRFCC, // Branch to dest on fcc condition
|
|
|
|
SELECT_ICC, // Select between two values using the current ICC flags.
|
|
|
|
SELECT_FCC, // Select between two values using the current FCC flags.
|
2005-12-18 02:10:39 +00:00
|
|
|
|
2006-01-30 06:14:02 +00:00
|
|
|
Hi, Lo, // Hi/Lo operations, typically on a global address.
|
2005-12-18 06:59:57 +00:00
|
|
|
|
2006-01-30 06:14:02 +00:00
|
|
|
FTOI, // FP to Int within a FP register.
|
|
|
|
ITOF, // Int to FP within a FP register.
|
|
|
|
|
2006-02-05 05:50:24 +00:00
|
|
|
CALL, // A call instruction.
|
2006-05-24 17:04:05 +00:00
|
|
|
RET_FLAG // Return with a flag operand.
|
2005-12-18 01:20:35 +00:00
|
|
|
};
|
|
|
|
}
|
|
|
|
|
2006-01-30 07:43:04 +00:00
|
|
|
/// IntCondCCodeToICC - Convert a DAG integer condition code to a SPARC ICC
|
|
|
|
/// condition.
|
2006-02-05 05:50:24 +00:00
|
|
|
static SPCC::CondCodes IntCondCCodeToICC(ISD::CondCode CC) {
|
2006-01-30 07:43:04 +00:00
|
|
|
switch (CC) {
|
|
|
|
default: assert(0 && "Unknown integer condition code!");
|
2006-02-05 05:50:24 +00:00
|
|
|
case ISD::SETEQ: return SPCC::ICC_E;
|
|
|
|
case ISD::SETNE: return SPCC::ICC_NE;
|
|
|
|
case ISD::SETLT: return SPCC::ICC_L;
|
|
|
|
case ISD::SETGT: return SPCC::ICC_G;
|
|
|
|
case ISD::SETLE: return SPCC::ICC_LE;
|
|
|
|
case ISD::SETGE: return SPCC::ICC_GE;
|
|
|
|
case ISD::SETULT: return SPCC::ICC_CS;
|
|
|
|
case ISD::SETULE: return SPCC::ICC_LEU;
|
|
|
|
case ISD::SETUGT: return SPCC::ICC_GU;
|
|
|
|
case ISD::SETUGE: return SPCC::ICC_CC;
|
2006-01-30 07:43:04 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/// FPCondCCodeToFCC - Convert a DAG floatingp oint condition code to a SPARC
|
|
|
|
/// FCC condition.
|
2006-02-05 05:50:24 +00:00
|
|
|
static SPCC::CondCodes FPCondCCodeToFCC(ISD::CondCode CC) {
|
2006-01-30 07:43:04 +00:00
|
|
|
switch (CC) {
|
|
|
|
default: assert(0 && "Unknown fp condition code!");
|
2006-05-25 22:26:02 +00:00
|
|
|
case ISD::SETEQ:
|
|
|
|
case ISD::SETOEQ: return SPCC::FCC_E;
|
|
|
|
case ISD::SETNE:
|
|
|
|
case ISD::SETUNE: return SPCC::FCC_NE;
|
|
|
|
case ISD::SETLT:
|
|
|
|
case ISD::SETOLT: return SPCC::FCC_L;
|
|
|
|
case ISD::SETGT:
|
|
|
|
case ISD::SETOGT: return SPCC::FCC_G;
|
|
|
|
case ISD::SETLE:
|
|
|
|
case ISD::SETOLE: return SPCC::FCC_LE;
|
|
|
|
case ISD::SETGE:
|
|
|
|
case ISD::SETOGE: return SPCC::FCC_GE;
|
2006-02-05 05:50:24 +00:00
|
|
|
case ISD::SETULT: return SPCC::FCC_UL;
|
|
|
|
case ISD::SETULE: return SPCC::FCC_ULE;
|
|
|
|
case ISD::SETUGT: return SPCC::FCC_UG;
|
|
|
|
case ISD::SETUGE: return SPCC::FCC_UGE;
|
|
|
|
case ISD::SETUO: return SPCC::FCC_U;
|
|
|
|
case ISD::SETO: return SPCC::FCC_O;
|
|
|
|
case ISD::SETONE: return SPCC::FCC_LG;
|
|
|
|
case ISD::SETUEQ: return SPCC::FCC_UE;
|
2006-01-30 07:43:04 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2005-12-17 07:47:01 +00:00
|
|
|
namespace {
|
2006-02-05 05:50:24 +00:00
|
|
|
class SparcTargetLowering : public TargetLowering {
|
2005-12-18 15:55:15 +00:00
|
|
|
int VarArgsFrameOffset; // Frame offset to start of varargs area.
|
2005-12-17 07:47:01 +00:00
|
|
|
public:
|
2006-02-05 05:50:24 +00:00
|
|
|
SparcTargetLowering(TargetMachine &TM);
|
2005-12-18 01:20:35 +00:00
|
|
|
virtual SDOperand LowerOperation(SDOperand Op, SelectionDAG &DAG);
|
2006-01-30 03:51:45 +00:00
|
|
|
|
2006-02-16 21:11:51 +00:00
|
|
|
/// computeMaskedBitsForTargetNode - Determine which of the bits specified
|
|
|
|
/// in Mask are known to be either zero or one and return them in the
|
|
|
|
/// KnownZero/KnownOne bitsets.
|
|
|
|
virtual void computeMaskedBitsForTargetNode(const SDOperand Op,
|
|
|
|
uint64_t Mask,
|
|
|
|
uint64_t &KnownZero,
|
|
|
|
uint64_t &KnownOne,
|
|
|
|
unsigned Depth = 0) const;
|
2006-01-30 03:51:45 +00:00
|
|
|
|
2005-12-17 07:47:01 +00:00
|
|
|
virtual std::vector<SDOperand>
|
|
|
|
LowerArguments(Function &F, SelectionDAG &DAG);
|
|
|
|
virtual std::pair<SDOperand, SDOperand>
|
|
|
|
LowerCallTo(SDOperand Chain, const Type *RetTy, bool isVarArg,
|
|
|
|
unsigned CC,
|
|
|
|
bool isTailCall, SDOperand Callee, ArgListTy &Args,
|
|
|
|
SelectionDAG &DAG);
|
2005-12-18 08:13:54 +00:00
|
|
|
virtual MachineBasicBlock *InsertAtEndOfBasicBlock(MachineInstr *MI,
|
|
|
|
MachineBasicBlock *MBB);
|
2006-01-12 07:31:15 +00:00
|
|
|
|
|
|
|
virtual const char *getTargetNodeName(unsigned Opcode) const;
|
2005-12-17 07:47:01 +00:00
|
|
|
};
|
|
|
|
}
|
|
|
|
|
2006-02-05 05:50:24 +00:00
|
|
|
SparcTargetLowering::SparcTargetLowering(TargetMachine &TM)
|
2005-12-17 07:47:01 +00:00
|
|
|
: TargetLowering(TM) {
|
|
|
|
|
|
|
|
// Set up the register classes.
|
2006-02-05 05:50:24 +00:00
|
|
|
addRegisterClass(MVT::i32, SP::IntRegsRegisterClass);
|
|
|
|
addRegisterClass(MVT::f32, SP::FPRegsRegisterClass);
|
|
|
|
addRegisterClass(MVT::f64, SP::DFPRegsRegisterClass);
|
2005-12-17 20:50:42 +00:00
|
|
|
|
2005-12-18 02:10:39 +00:00
|
|
|
// Custom legalize GlobalAddress nodes into LO/HI parts.
|
|
|
|
setOperationAction(ISD::GlobalAddress, MVT::i32, Custom);
|
2005-12-18 02:37:35 +00:00
|
|
|
setOperationAction(ISD::ConstantPool , MVT::i32, Custom);
|
2005-12-18 02:10:39 +00:00
|
|
|
|
2005-12-17 20:50:42 +00:00
|
|
|
// Sparc doesn't have sext_inreg, replace them with shl/sra
|
2005-12-18 08:13:54 +00:00
|
|
|
setOperationAction(ISD::SIGN_EXTEND_INREG, MVT::i16, Expand);
|
|
|
|
setOperationAction(ISD::SIGN_EXTEND_INREG, MVT::i8 , Expand);
|
|
|
|
setOperationAction(ISD::SIGN_EXTEND_INREG, MVT::i1 , Expand);
|
2005-12-17 22:39:19 +00:00
|
|
|
|
|
|
|
// Sparc has no REM operation.
|
|
|
|
setOperationAction(ISD::UREM, MVT::i32, Expand);
|
|
|
|
setOperationAction(ISD::SREM, MVT::i32, Expand);
|
2005-12-18 06:59:57 +00:00
|
|
|
|
|
|
|
// Custom expand fp<->sint
|
|
|
|
setOperationAction(ISD::FP_TO_SINT, MVT::i32, Custom);
|
|
|
|
setOperationAction(ISD::SINT_TO_FP, MVT::i32, Custom);
|
|
|
|
|
|
|
|
// Expand fp<->uint
|
|
|
|
setOperationAction(ISD::FP_TO_UINT, MVT::i32, Expand);
|
|
|
|
setOperationAction(ISD::UINT_TO_FP, MVT::i32, Expand);
|
2005-12-17 07:47:01 +00:00
|
|
|
|
2005-12-23 05:13:35 +00:00
|
|
|
setOperationAction(ISD::BIT_CONVERT, MVT::f32, Expand);
|
|
|
|
setOperationAction(ISD::BIT_CONVERT, MVT::i32, Expand);
|
|
|
|
|
2005-12-18 23:00:27 +00:00
|
|
|
// Turn FP extload into load/fextend
|
2005-12-18 07:13:32 +00:00
|
|
|
setOperationAction(ISD::EXTLOAD, MVT::f32, Expand);
|
|
|
|
|
2005-12-18 01:20:35 +00:00
|
|
|
// Sparc has no select or setcc: expand to SELECT_CC.
|
|
|
|
setOperationAction(ISD::SELECT, MVT::i32, Expand);
|
|
|
|
setOperationAction(ISD::SELECT, MVT::f32, Expand);
|
|
|
|
setOperationAction(ISD::SELECT, MVT::f64, Expand);
|
|
|
|
setOperationAction(ISD::SETCC, MVT::i32, Expand);
|
|
|
|
setOperationAction(ISD::SETCC, MVT::f32, Expand);
|
|
|
|
setOperationAction(ISD::SETCC, MVT::f64, Expand);
|
|
|
|
|
|
|
|
// Sparc doesn't have BRCOND either, it has BR_CC.
|
|
|
|
setOperationAction(ISD::BRCOND, MVT::Other, Expand);
|
2006-04-22 18:53:45 +00:00
|
|
|
setOperationAction(ISD::BRIND, MVT::i32, Expand);
|
2005-12-18 01:20:35 +00:00
|
|
|
setOperationAction(ISD::BR_CC, MVT::i32, Custom);
|
|
|
|
setOperationAction(ISD::BR_CC, MVT::f32, Custom);
|
|
|
|
setOperationAction(ISD::BR_CC, MVT::f64, Custom);
|
|
|
|
|
2005-12-18 08:13:54 +00:00
|
|
|
setOperationAction(ISD::SELECT_CC, MVT::i32, Custom);
|
|
|
|
setOperationAction(ISD::SELECT_CC, MVT::f32, Custom);
|
|
|
|
setOperationAction(ISD::SELECT_CC, MVT::f64, Custom);
|
|
|
|
|
2006-02-05 05:50:24 +00:00
|
|
|
// SPARC has no intrinsics for these particular operations.
|
2005-12-18 23:00:27 +00:00
|
|
|
setOperationAction(ISD::MEMMOVE, MVT::Other, Expand);
|
|
|
|
setOperationAction(ISD::MEMSET, MVT::Other, Expand);
|
|
|
|
setOperationAction(ISD::MEMCPY, MVT::Other, Expand);
|
|
|
|
|
2005-12-19 01:39:40 +00:00
|
|
|
setOperationAction(ISD::FSIN , MVT::f64, Expand);
|
|
|
|
setOperationAction(ISD::FCOS , MVT::f64, Expand);
|
|
|
|
setOperationAction(ISD::FSIN , MVT::f32, Expand);
|
|
|
|
setOperationAction(ISD::FCOS , MVT::f32, Expand);
|
|
|
|
setOperationAction(ISD::CTPOP, MVT::i32, Expand);
|
|
|
|
setOperationAction(ISD::CTTZ , MVT::i32, Expand);
|
|
|
|
setOperationAction(ISD::CTLZ , MVT::i32, Expand);
|
2006-01-11 21:21:00 +00:00
|
|
|
setOperationAction(ISD::ROTL , MVT::i32, Expand);
|
|
|
|
setOperationAction(ISD::ROTR , MVT::i32, Expand);
|
2006-01-14 03:14:10 +00:00
|
|
|
setOperationAction(ISD::BSWAP, MVT::i32, Expand);
|
2006-03-05 05:08:37 +00:00
|
|
|
setOperationAction(ISD::FCOPYSIGN, MVT::f64, Expand);
|
|
|
|
setOperationAction(ISD::FCOPYSIGN, MVT::f32, Expand);
|
2005-12-19 01:39:40 +00:00
|
|
|
|
|
|
|
setOperationAction(ISD::SHL_PARTS, MVT::i32, Expand);
|
|
|
|
setOperationAction(ISD::SRA_PARTS, MVT::i32, Expand);
|
|
|
|
setOperationAction(ISD::SRL_PARTS, MVT::i32, Expand);
|
2005-12-21 20:51:37 +00:00
|
|
|
|
|
|
|
// We don't have line number support yet.
|
|
|
|
setOperationAction(ISD::LOCATION, MVT::Other, Expand);
|
2006-01-05 01:47:43 +00:00
|
|
|
setOperationAction(ISD::DEBUG_LOC, MVT::Other, Expand);
|
|
|
|
setOperationAction(ISD::DEBUG_LABEL, MVT::Other, Expand);
|
2005-12-21 20:51:37 +00:00
|
|
|
|
2006-01-27 21:09:22 +00:00
|
|
|
// RET must be custom lowered, to meet ABI requirements
|
|
|
|
setOperationAction(ISD::RET , MVT::Other, Custom);
|
|
|
|
|
2006-02-04 08:31:30 +00:00
|
|
|
// VASTART needs to be custom lowered to use the VarArgsFrameIndex.
|
2006-01-25 18:21:52 +00:00
|
|
|
setOperationAction(ISD::VASTART , MVT::Other, Custom);
|
2006-02-04 08:31:30 +00:00
|
|
|
// VAARG needs to be lowered to not do unaligned accesses for doubles.
|
|
|
|
setOperationAction(ISD::VAARG , MVT::Other, Custom);
|
2006-01-25 18:21:52 +00:00
|
|
|
|
|
|
|
// Use the default implementation.
|
|
|
|
setOperationAction(ISD::VACOPY , MVT::Other, Expand);
|
|
|
|
setOperationAction(ISD::VAEND , MVT::Other, Expand);
|
|
|
|
setOperationAction(ISD::STACKSAVE , MVT::Other, Expand);
|
|
|
|
setOperationAction(ISD::STACKRESTORE , MVT::Other, Expand);
|
2006-02-15 06:41:34 +00:00
|
|
|
setOperationAction(ISD::DYNAMIC_STACKALLOC, MVT::i32 , Custom);
|
2006-01-15 08:55:25 +00:00
|
|
|
|
2006-01-30 22:20:49 +00:00
|
|
|
setOperationAction(ISD::ConstantFP, MVT::f64, Expand);
|
|
|
|
setOperationAction(ISD::ConstantFP, MVT::f32, Expand);
|
|
|
|
|
2006-02-05 05:50:24 +00:00
|
|
|
setStackPointerRegisterToSaveRestore(SP::O6);
|
2006-01-13 02:42:53 +00:00
|
|
|
|
2006-02-05 05:50:24 +00:00
|
|
|
if (TM.getSubtarget<SparcSubtarget>().isV9()) {
|
2006-01-30 06:14:02 +00:00
|
|
|
setOperationAction(ISD::CTPOP, MVT::i32, Legal);
|
|
|
|
}
|
|
|
|
|
2005-12-17 07:47:01 +00:00
|
|
|
computeRegisterProperties();
|
|
|
|
}
|
|
|
|
|
2006-02-05 05:50:24 +00:00
|
|
|
const char *SparcTargetLowering::getTargetNodeName(unsigned Opcode) const {
|
2006-01-12 07:31:15 +00:00
|
|
|
switch (Opcode) {
|
2006-01-12 07:38:04 +00:00
|
|
|
default: return 0;
|
2006-02-05 05:50:24 +00:00
|
|
|
case SPISD::CMPICC: return "SPISD::CMPICC";
|
|
|
|
case SPISD::CMPFCC: return "SPISD::CMPFCC";
|
|
|
|
case SPISD::BRICC: return "SPISD::BRICC";
|
|
|
|
case SPISD::BRFCC: return "SPISD::BRFCC";
|
|
|
|
case SPISD::SELECT_ICC: return "SPISD::SELECT_ICC";
|
|
|
|
case SPISD::SELECT_FCC: return "SPISD::SELECT_FCC";
|
|
|
|
case SPISD::Hi: return "SPISD::Hi";
|
|
|
|
case SPISD::Lo: return "SPISD::Lo";
|
|
|
|
case SPISD::FTOI: return "SPISD::FTOI";
|
|
|
|
case SPISD::ITOF: return "SPISD::ITOF";
|
|
|
|
case SPISD::CALL: return "SPISD::CALL";
|
|
|
|
case SPISD::RET_FLAG: return "SPISD::RET_FLAG";
|
2006-01-12 07:31:15 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2006-01-30 03:51:45 +00:00
|
|
|
/// isMaskedValueZeroForTargetNode - Return true if 'Op & Mask' is known to
|
|
|
|
/// be zero. Op is expected to be a target specific node. Used by DAG
|
|
|
|
/// combiner.
|
2006-02-16 21:11:51 +00:00
|
|
|
void SparcTargetLowering::computeMaskedBitsForTargetNode(const SDOperand Op,
|
|
|
|
uint64_t Mask,
|
|
|
|
uint64_t &KnownZero,
|
|
|
|
uint64_t &KnownOne,
|
|
|
|
unsigned Depth) const {
|
|
|
|
uint64_t KnownZero2, KnownOne2;
|
|
|
|
KnownZero = KnownOne = 0; // Don't know anything.
|
|
|
|
|
2006-01-30 03:51:45 +00:00
|
|
|
switch (Op.getOpcode()) {
|
2006-02-16 21:11:51 +00:00
|
|
|
default: break;
|
2006-02-05 05:50:24 +00:00
|
|
|
case SPISD::SELECT_ICC:
|
|
|
|
case SPISD::SELECT_FCC:
|
2006-02-16 21:11:51 +00:00
|
|
|
ComputeMaskedBits(Op.getOperand(1), Mask, KnownZero, KnownOne, Depth+1);
|
|
|
|
ComputeMaskedBits(Op.getOperand(0), Mask, KnownZero2, KnownOne2, Depth+1);
|
|
|
|
assert((KnownZero & KnownOne) == 0 && "Bits known to be one AND zero?");
|
|
|
|
assert((KnownZero2 & KnownOne2) == 0 && "Bits known to be one AND zero?");
|
|
|
|
|
|
|
|
// Only known if known in both the LHS and RHS.
|
|
|
|
KnownOne &= KnownOne2;
|
|
|
|
KnownZero &= KnownZero2;
|
|
|
|
break;
|
2006-01-30 03:51:45 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2005-12-18 13:33:06 +00:00
|
|
|
/// LowerArguments - V8 uses a very simple ABI, where all values are passed in
|
|
|
|
/// either one or two GPRs, including FP values. TODO: we should pass FP values
|
|
|
|
/// in FP registers for fastcc functions.
|
2005-12-17 07:47:01 +00:00
|
|
|
std::vector<SDOperand>
|
2006-02-05 05:50:24 +00:00
|
|
|
SparcTargetLowering::LowerArguments(Function &F, SelectionDAG &DAG) {
|
2005-12-17 08:03:24 +00:00
|
|
|
MachineFunction &MF = DAG.getMachineFunction();
|
|
|
|
SSARegMap *RegMap = MF.getSSARegMap();
|
|
|
|
std::vector<SDOperand> ArgValues;
|
|
|
|
|
2005-12-18 13:33:06 +00:00
|
|
|
static const unsigned ArgRegs[] = {
|
2006-02-05 05:50:24 +00:00
|
|
|
SP::I0, SP::I1, SP::I2, SP::I3, SP::I4, SP::I5
|
2005-12-17 08:03:24 +00:00
|
|
|
};
|
2005-12-18 13:33:06 +00:00
|
|
|
|
|
|
|
const unsigned *CurArgReg = ArgRegs, *ArgRegEnd = ArgRegs+6;
|
|
|
|
unsigned ArgOffset = 68;
|
|
|
|
|
|
|
|
SDOperand Root = DAG.getRoot();
|
|
|
|
std::vector<SDOperand> OutChains;
|
|
|
|
|
2005-12-17 08:03:24 +00:00
|
|
|
for (Function::arg_iterator I = F.arg_begin(), E = F.arg_end(); I != E; ++I) {
|
|
|
|
MVT::ValueType ObjectVT = getValueType(I->getType());
|
|
|
|
|
|
|
|
switch (ObjectVT) {
|
|
|
|
default: assert(0 && "Unhandled argument type!");
|
|
|
|
case MVT::i1:
|
|
|
|
case MVT::i8:
|
|
|
|
case MVT::i16:
|
2005-12-18 13:33:06 +00:00
|
|
|
case MVT::i32:
|
|
|
|
if (I->use_empty()) { // Argument is dead.
|
|
|
|
if (CurArgReg < ArgRegEnd) ++CurArgReg;
|
|
|
|
ArgValues.push_back(DAG.getNode(ISD::UNDEF, ObjectVT));
|
|
|
|
} else if (CurArgReg < ArgRegEnd) { // Lives in an incoming GPR
|
2006-02-05 05:50:24 +00:00
|
|
|
unsigned VReg = RegMap->createVirtualRegister(&SP::IntRegsRegClass);
|
2005-12-18 13:33:06 +00:00
|
|
|
MF.addLiveIn(*CurArgReg++, VReg);
|
|
|
|
SDOperand Arg = DAG.getCopyFromReg(Root, VReg, MVT::i32);
|
|
|
|
if (ObjectVT != MVT::i32) {
|
|
|
|
unsigned AssertOp = I->getType()->isSigned() ? ISD::AssertSext
|
|
|
|
: ISD::AssertZext;
|
|
|
|
Arg = DAG.getNode(AssertOp, MVT::i32, Arg,
|
|
|
|
DAG.getValueType(ObjectVT));
|
|
|
|
Arg = DAG.getNode(ISD::TRUNCATE, ObjectVT, Arg);
|
|
|
|
}
|
|
|
|
ArgValues.push_back(Arg);
|
|
|
|
} else {
|
|
|
|
int FrameIdx = MF.getFrameInfo()->CreateFixedObject(4, ArgOffset);
|
|
|
|
SDOperand FIPtr = DAG.getFrameIndex(FrameIdx, MVT::i32);
|
|
|
|
SDOperand Load;
|
|
|
|
if (ObjectVT == MVT::i32) {
|
|
|
|
Load = DAG.getLoad(MVT::i32, Root, FIPtr, DAG.getSrcValue(0));
|
|
|
|
} else {
|
|
|
|
unsigned LoadOp =
|
|
|
|
I->getType()->isSigned() ? ISD::SEXTLOAD : ISD::ZEXTLOAD;
|
|
|
|
|
2006-01-16 01:40:00 +00:00
|
|
|
// Sparc is big endian, so add an offset based on the ObjectVT.
|
|
|
|
unsigned Offset = 4-std::max(1U, MVT::getSizeInBits(ObjectVT)/8);
|
|
|
|
FIPtr = DAG.getNode(ISD::ADD, MVT::i32, FIPtr,
|
|
|
|
DAG.getConstant(Offset, MVT::i32));
|
2005-12-18 13:33:06 +00:00
|
|
|
Load = DAG.getExtLoad(LoadOp, MVT::i32, Root, FIPtr,
|
|
|
|
DAG.getSrcValue(0), ObjectVT);
|
2006-01-15 22:22:01 +00:00
|
|
|
Load = DAG.getNode(ISD::TRUNCATE, ObjectVT, Load);
|
2005-12-18 13:33:06 +00:00
|
|
|
}
|
|
|
|
ArgValues.push_back(Load);
|
2005-12-17 08:03:24 +00:00
|
|
|
}
|
2005-12-18 13:33:06 +00:00
|
|
|
|
|
|
|
ArgOffset += 4;
|
2005-12-17 20:59:06 +00:00
|
|
|
break;
|
2005-12-18 13:33:06 +00:00
|
|
|
case MVT::f32:
|
|
|
|
if (I->use_empty()) { // Argument is dead.
|
|
|
|
if (CurArgReg < ArgRegEnd) ++CurArgReg;
|
|
|
|
ArgValues.push_back(DAG.getNode(ISD::UNDEF, ObjectVT));
|
|
|
|
} else if (CurArgReg < ArgRegEnd) { // Lives in an incoming GPR
|
|
|
|
// FP value is passed in an integer register.
|
2006-02-05 05:50:24 +00:00
|
|
|
unsigned VReg = RegMap->createVirtualRegister(&SP::IntRegsRegClass);
|
2005-12-18 13:33:06 +00:00
|
|
|
MF.addLiveIn(*CurArgReg++, VReg);
|
|
|
|
SDOperand Arg = DAG.getCopyFromReg(Root, VReg, MVT::i32);
|
|
|
|
|
2005-12-23 02:31:39 +00:00
|
|
|
Arg = DAG.getNode(ISD::BIT_CONVERT, MVT::f32, Arg);
|
|
|
|
ArgValues.push_back(Arg);
|
2006-01-19 07:22:29 +00:00
|
|
|
} else {
|
|
|
|
int FrameIdx = MF.getFrameInfo()->CreateFixedObject(4, ArgOffset);
|
|
|
|
SDOperand FIPtr = DAG.getFrameIndex(FrameIdx, MVT::i32);
|
|
|
|
SDOperand Load = DAG.getLoad(MVT::f32, Root, FIPtr, DAG.getSrcValue(0));
|
|
|
|
ArgValues.push_back(Load);
|
2005-12-18 13:33:06 +00:00
|
|
|
}
|
|
|
|
ArgOffset += 4;
|
|
|
|
break;
|
|
|
|
|
|
|
|
case MVT::i64:
|
|
|
|
case MVT::f64:
|
|
|
|
if (I->use_empty()) { // Argument is dead.
|
|
|
|
if (CurArgReg < ArgRegEnd) ++CurArgReg;
|
|
|
|
if (CurArgReg < ArgRegEnd) ++CurArgReg;
|
|
|
|
ArgValues.push_back(DAG.getNode(ISD::UNDEF, ObjectVT));
|
2006-01-31 02:45:52 +00:00
|
|
|
} else if (/* FIXME: Apparently this isn't safe?? */
|
|
|
|
0 && CurArgReg == ArgRegEnd && ObjectVT == MVT::f64 &&
|
2005-12-18 13:33:06 +00:00
|
|
|
((CurArgReg-ArgRegs) & 1) == 0) {
|
|
|
|
// If this is a double argument and the whole thing lives on the stack,
|
|
|
|
// and the argument is aligned, load the double straight from the stack.
|
|
|
|
// We can't do a load in cases like void foo([6ints], int,double),
|
|
|
|
// because the double wouldn't be aligned!
|
|
|
|
int FrameIdx = MF.getFrameInfo()->CreateFixedObject(8, ArgOffset);
|
|
|
|
SDOperand FIPtr = DAG.getFrameIndex(FrameIdx, MVT::i32);
|
|
|
|
ArgValues.push_back(DAG.getLoad(MVT::f64, Root, FIPtr,
|
|
|
|
DAG.getSrcValue(0)));
|
|
|
|
} else {
|
|
|
|
SDOperand HiVal;
|
|
|
|
if (CurArgReg < ArgRegEnd) { // Lives in an incoming GPR
|
2006-02-05 05:50:24 +00:00
|
|
|
unsigned VRegHi = RegMap->createVirtualRegister(&SP::IntRegsRegClass);
|
2005-12-18 13:33:06 +00:00
|
|
|
MF.addLiveIn(*CurArgReg++, VRegHi);
|
|
|
|
HiVal = DAG.getCopyFromReg(Root, VRegHi, MVT::i32);
|
|
|
|
} else {
|
|
|
|
int FrameIdx = MF.getFrameInfo()->CreateFixedObject(4, ArgOffset);
|
|
|
|
SDOperand FIPtr = DAG.getFrameIndex(FrameIdx, MVT::i32);
|
|
|
|
HiVal = DAG.getLoad(MVT::i32, Root, FIPtr, DAG.getSrcValue(0));
|
|
|
|
}
|
|
|
|
|
|
|
|
SDOperand LoVal;
|
|
|
|
if (CurArgReg < ArgRegEnd) { // Lives in an incoming GPR
|
2006-02-05 05:50:24 +00:00
|
|
|
unsigned VRegLo = RegMap->createVirtualRegister(&SP::IntRegsRegClass);
|
2005-12-18 13:33:06 +00:00
|
|
|
MF.addLiveIn(*CurArgReg++, VRegLo);
|
|
|
|
LoVal = DAG.getCopyFromReg(Root, VRegLo, MVT::i32);
|
|
|
|
} else {
|
|
|
|
int FrameIdx = MF.getFrameInfo()->CreateFixedObject(4, ArgOffset+4);
|
|
|
|
SDOperand FIPtr = DAG.getFrameIndex(FrameIdx, MVT::i32);
|
|
|
|
LoVal = DAG.getLoad(MVT::i32, Root, FIPtr, DAG.getSrcValue(0));
|
|
|
|
}
|
|
|
|
|
|
|
|
// Compose the two halves together into an i64 unit.
|
|
|
|
SDOperand WholeValue =
|
|
|
|
DAG.getNode(ISD::BUILD_PAIR, MVT::i64, LoVal, HiVal);
|
2005-12-23 02:31:39 +00:00
|
|
|
|
|
|
|
// If we want a double, do a bit convert.
|
|
|
|
if (ObjectVT == MVT::f64)
|
|
|
|
WholeValue = DAG.getNode(ISD::BIT_CONVERT, MVT::f64, WholeValue);
|
|
|
|
|
|
|
|
ArgValues.push_back(WholeValue);
|
2005-12-18 13:33:06 +00:00
|
|
|
}
|
|
|
|
ArgOffset += 8;
|
2005-12-17 20:59:06 +00:00
|
|
|
break;
|
2005-12-17 08:03:24 +00:00
|
|
|
}
|
2005-12-18 13:33:06 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
// Store remaining ArgRegs to the stack if this is a varargs function.
|
|
|
|
if (F.getFunctionType()->isVarArg()) {
|
2005-12-18 15:55:15 +00:00
|
|
|
// Remember the vararg offset for the va_start implementation.
|
|
|
|
VarArgsFrameOffset = ArgOffset;
|
|
|
|
|
2005-12-18 13:33:06 +00:00
|
|
|
for (; CurArgReg != ArgRegEnd; ++CurArgReg) {
|
2006-02-05 05:50:24 +00:00
|
|
|
unsigned VReg = RegMap->createVirtualRegister(&SP::IntRegsRegClass);
|
2005-12-18 13:33:06 +00:00
|
|
|
MF.addLiveIn(*CurArgReg, VReg);
|
|
|
|
SDOperand Arg = DAG.getCopyFromReg(DAG.getRoot(), VReg, MVT::i32);
|
|
|
|
|
|
|
|
int FrameIdx = MF.getFrameInfo()->CreateFixedObject(4, ArgOffset);
|
|
|
|
SDOperand FIPtr = DAG.getFrameIndex(FrameIdx, MVT::i32);
|
|
|
|
|
|
|
|
OutChains.push_back(DAG.getNode(ISD::STORE, MVT::Other, DAG.getRoot(),
|
|
|
|
Arg, FIPtr, DAG.getSrcValue(0)));
|
|
|
|
ArgOffset += 4;
|
2005-12-17 08:03:24 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2005-12-18 13:33:06 +00:00
|
|
|
if (!OutChains.empty())
|
2006-08-08 02:23:42 +00:00
|
|
|
DAG.setRoot(DAG.getNode(ISD::TokenFactor, MVT::Other,
|
|
|
|
&OutChains[0], OutChains.size()));
|
2005-12-17 08:03:24 +00:00
|
|
|
|
|
|
|
// Finally, inform the code generator which regs we return values in.
|
|
|
|
switch (getValueType(F.getReturnType())) {
|
|
|
|
default: assert(0 && "Unknown type!");
|
|
|
|
case MVT::isVoid: break;
|
|
|
|
case MVT::i1:
|
|
|
|
case MVT::i8:
|
|
|
|
case MVT::i16:
|
|
|
|
case MVT::i32:
|
2006-02-05 05:50:24 +00:00
|
|
|
MF.addLiveOut(SP::I0);
|
2005-12-17 08:03:24 +00:00
|
|
|
break;
|
|
|
|
case MVT::i64:
|
2006-02-05 05:50:24 +00:00
|
|
|
MF.addLiveOut(SP::I0);
|
|
|
|
MF.addLiveOut(SP::I1);
|
2005-12-17 08:03:24 +00:00
|
|
|
break;
|
|
|
|
case MVT::f32:
|
2006-02-05 05:50:24 +00:00
|
|
|
MF.addLiveOut(SP::F0);
|
2005-12-17 08:03:24 +00:00
|
|
|
break;
|
|
|
|
case MVT::f64:
|
2006-02-05 05:50:24 +00:00
|
|
|
MF.addLiveOut(SP::D0);
|
2005-12-17 08:03:24 +00:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
return ArgValues;
|
2005-12-17 07:47:01 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
std::pair<SDOperand, SDOperand>
|
2006-02-05 05:50:24 +00:00
|
|
|
SparcTargetLowering::LowerCallTo(SDOperand Chain, const Type *RetTy,
|
|
|
|
bool isVarArg, unsigned CC,
|
|
|
|
bool isTailCall, SDOperand Callee,
|
|
|
|
ArgListTy &Args, SelectionDAG &DAG) {
|
2005-12-18 15:55:15 +00:00
|
|
|
// Count the size of the outgoing arguments.
|
|
|
|
unsigned ArgsSize = 0;
|
|
|
|
for (unsigned i = 0, e = Args.size(); i != e; ++i) {
|
|
|
|
switch (getValueType(Args[i].second)) {
|
|
|
|
default: assert(0 && "Unknown value type!");
|
|
|
|
case MVT::i1:
|
|
|
|
case MVT::i8:
|
|
|
|
case MVT::i16:
|
|
|
|
case MVT::i32:
|
|
|
|
case MVT::f32:
|
|
|
|
ArgsSize += 4;
|
|
|
|
break;
|
|
|
|
case MVT::i64:
|
|
|
|
case MVT::f64:
|
|
|
|
ArgsSize += 8;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
if (ArgsSize > 4*6)
|
|
|
|
ArgsSize -= 4*6; // Space for first 6 arguments is prereserved.
|
|
|
|
else
|
|
|
|
ArgsSize = 0;
|
|
|
|
|
2005-12-19 01:15:13 +00:00
|
|
|
// Keep stack frames 8-byte aligned.
|
|
|
|
ArgsSize = (ArgsSize+7) & ~7;
|
|
|
|
|
2006-02-13 09:00:43 +00:00
|
|
|
Chain = DAG.getCALLSEQ_START(Chain,DAG.getConstant(ArgsSize, getPointerTy()));
|
2005-12-18 15:55:15 +00:00
|
|
|
|
|
|
|
SDOperand StackPtr, NullSV;
|
|
|
|
std::vector<SDOperand> Stores;
|
|
|
|
std::vector<SDOperand> RegValuesToPass;
|
|
|
|
unsigned ArgOffset = 68;
|
|
|
|
for (unsigned i = 0, e = Args.size(); i != e; ++i) {
|
|
|
|
SDOperand Val = Args[i].first;
|
|
|
|
MVT::ValueType ObjectVT = Val.getValueType();
|
2006-01-06 17:56:38 +00:00
|
|
|
SDOperand ValToStore(0, 0);
|
2005-12-18 15:55:15 +00:00
|
|
|
unsigned ObjSize;
|
|
|
|
switch (ObjectVT) {
|
|
|
|
default: assert(0 && "Unhandled argument type!");
|
|
|
|
case MVT::i1:
|
|
|
|
case MVT::i8:
|
|
|
|
case MVT::i16:
|
|
|
|
// Promote the integer to 32-bits. If the input type is signed, use a
|
|
|
|
// sign extend, otherwise use a zero extend.
|
|
|
|
if (Args[i].second->isSigned())
|
|
|
|
Val = DAG.getNode(ISD::SIGN_EXTEND, MVT::i32, Val);
|
|
|
|
else
|
|
|
|
Val = DAG.getNode(ISD::ZERO_EXTEND, MVT::i32, Val);
|
|
|
|
// FALL THROUGH
|
|
|
|
case MVT::i32:
|
|
|
|
ObjSize = 4;
|
|
|
|
|
|
|
|
if (RegValuesToPass.size() >= 6) {
|
|
|
|
ValToStore = Val;
|
|
|
|
} else {
|
|
|
|
RegValuesToPass.push_back(Val);
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
case MVT::f32:
|
|
|
|
ObjSize = 4;
|
|
|
|
if (RegValuesToPass.size() >= 6) {
|
|
|
|
ValToStore = Val;
|
|
|
|
} else {
|
|
|
|
// Convert this to a FP value in an int reg.
|
2005-12-23 02:31:39 +00:00
|
|
|
Val = DAG.getNode(ISD::BIT_CONVERT, MVT::i32, Val);
|
2005-12-18 15:55:15 +00:00
|
|
|
RegValuesToPass.push_back(Val);
|
|
|
|
}
|
|
|
|
break;
|
2005-12-23 02:31:39 +00:00
|
|
|
case MVT::f64:
|
2005-12-18 15:55:15 +00:00
|
|
|
ObjSize = 8;
|
|
|
|
// If we can store this directly into the outgoing slot, do so. We can
|
|
|
|
// do this when all ArgRegs are used and if the outgoing slot is aligned.
|
2006-01-15 19:15:46 +00:00
|
|
|
// FIXME: McGill/misr fails with this.
|
|
|
|
if (0 && RegValuesToPass.size() >= 6 && ((ArgOffset-68) & 7) == 0) {
|
2005-12-18 15:55:15 +00:00
|
|
|
ValToStore = Val;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
// Otherwise, convert this to a FP value in int regs.
|
2005-12-23 02:31:39 +00:00
|
|
|
Val = DAG.getNode(ISD::BIT_CONVERT, MVT::i64, Val);
|
2005-12-18 15:55:15 +00:00
|
|
|
// FALL THROUGH
|
|
|
|
case MVT::i64:
|
|
|
|
ObjSize = 8;
|
|
|
|
if (RegValuesToPass.size() >= 6) {
|
|
|
|
ValToStore = Val; // Whole thing is passed in memory.
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
// Split the value into top and bottom part. Top part goes in a reg.
|
2006-06-15 08:18:06 +00:00
|
|
|
SDOperand Hi = DAG.getNode(ISD::EXTRACT_ELEMENT, getPointerTy(), Val,
|
2005-12-18 15:55:15 +00:00
|
|
|
DAG.getConstant(1, MVT::i32));
|
2006-06-15 08:18:06 +00:00
|
|
|
SDOperand Lo = DAG.getNode(ISD::EXTRACT_ELEMENT, getPointerTy(), Val,
|
2005-12-18 15:55:15 +00:00
|
|
|
DAG.getConstant(0, MVT::i32));
|
|
|
|
RegValuesToPass.push_back(Hi);
|
|
|
|
|
|
|
|
if (RegValuesToPass.size() >= 6) {
|
|
|
|
ValToStore = Lo;
|
2005-12-19 07:57:53 +00:00
|
|
|
ArgOffset += 4;
|
|
|
|
ObjSize = 4;
|
2005-12-18 15:55:15 +00:00
|
|
|
} else {
|
|
|
|
RegValuesToPass.push_back(Lo);
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (ValToStore.Val) {
|
|
|
|
if (!StackPtr.Val) {
|
2006-02-05 05:50:24 +00:00
|
|
|
StackPtr = DAG.getRegister(SP::O6, MVT::i32);
|
2005-12-18 15:55:15 +00:00
|
|
|
NullSV = DAG.getSrcValue(NULL);
|
|
|
|
}
|
|
|
|
SDOperand PtrOff = DAG.getConstant(ArgOffset, getPointerTy());
|
|
|
|
PtrOff = DAG.getNode(ISD::ADD, MVT::i32, StackPtr, PtrOff);
|
|
|
|
Stores.push_back(DAG.getNode(ISD::STORE, MVT::Other, Chain,
|
|
|
|
ValToStore, PtrOff, NullSV));
|
|
|
|
}
|
|
|
|
ArgOffset += ObjSize;
|
|
|
|
}
|
|
|
|
|
|
|
|
// Emit all stores, make sure the occur before any copies into physregs.
|
|
|
|
if (!Stores.empty())
|
2006-08-08 02:23:42 +00:00
|
|
|
Chain = DAG.getNode(ISD::TokenFactor, MVT::Other, &Stores[0],Stores.size());
|
2005-12-18 15:55:15 +00:00
|
|
|
|
|
|
|
static const unsigned ArgRegs[] = {
|
2006-02-05 05:50:24 +00:00
|
|
|
SP::O0, SP::O1, SP::O2, SP::O3, SP::O4, SP::O5
|
2005-12-18 15:55:15 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
// Build a sequence of copy-to-reg nodes chained together with token chain
|
|
|
|
// and flag operands which copy the outgoing args into O[0-5].
|
|
|
|
SDOperand InFlag;
|
|
|
|
for (unsigned i = 0, e = RegValuesToPass.size(); i != e; ++i) {
|
|
|
|
Chain = DAG.getCopyToReg(Chain, ArgRegs[i], RegValuesToPass[i], InFlag);
|
|
|
|
InFlag = Chain.getValue(1);
|
|
|
|
}
|
|
|
|
|
|
|
|
// If the callee is a GlobalAddress node (quite common, every direct call is)
|
|
|
|
// turn it into a TargetGlobalAddress node so that legalize doesn't hack it.
|
2006-02-10 07:35:42 +00:00
|
|
|
// Likewise ExternalSymbol -> TargetExternalSymbol.
|
2005-12-18 15:55:15 +00:00
|
|
|
if (GlobalAddressSDNode *G = dyn_cast<GlobalAddressSDNode>(Callee))
|
|
|
|
Callee = DAG.getTargetGlobalAddress(G->getGlobal(), MVT::i32);
|
2006-02-10 07:35:42 +00:00
|
|
|
else if (ExternalSymbolSDNode *E = dyn_cast<ExternalSymbolSDNode>(Callee))
|
|
|
|
Callee = DAG.getTargetExternalSymbol(E->getSymbol(), MVT::i32);
|
2005-12-18 15:55:15 +00:00
|
|
|
|
|
|
|
std::vector<MVT::ValueType> NodeTys;
|
|
|
|
NodeTys.push_back(MVT::Other); // Returns a chain
|
|
|
|
NodeTys.push_back(MVT::Flag); // Returns a flag for retval copy to use.
|
2006-08-08 02:23:42 +00:00
|
|
|
SDOperand Ops[] = { Chain, Callee, InFlag };
|
|
|
|
Chain = DAG.getNode(SPISD::CALL, NodeTys, Ops, InFlag.Val ? 3 : 2);
|
2005-12-18 15:55:15 +00:00
|
|
|
InFlag = Chain.getValue(1);
|
|
|
|
|
|
|
|
MVT::ValueType RetTyVT = getValueType(RetTy);
|
|
|
|
SDOperand RetVal;
|
|
|
|
if (RetTyVT != MVT::isVoid) {
|
|
|
|
switch (RetTyVT) {
|
|
|
|
default: assert(0 && "Unknown value type to return!");
|
|
|
|
case MVT::i1:
|
|
|
|
case MVT::i8:
|
|
|
|
case MVT::i16:
|
2006-02-05 05:50:24 +00:00
|
|
|
RetVal = DAG.getCopyFromReg(Chain, SP::O0, MVT::i32, InFlag);
|
2005-12-18 15:55:15 +00:00
|
|
|
Chain = RetVal.getValue(1);
|
|
|
|
|
|
|
|
// Add a note to keep track of whether it is sign or zero extended.
|
|
|
|
RetVal = DAG.getNode(RetTy->isSigned() ? ISD::AssertSext :ISD::AssertZext,
|
|
|
|
MVT::i32, RetVal, DAG.getValueType(RetTyVT));
|
|
|
|
RetVal = DAG.getNode(ISD::TRUNCATE, RetTyVT, RetVal);
|
|
|
|
break;
|
|
|
|
case MVT::i32:
|
2006-02-05 05:50:24 +00:00
|
|
|
RetVal = DAG.getCopyFromReg(Chain, SP::O0, MVT::i32, InFlag);
|
2005-12-18 15:55:15 +00:00
|
|
|
Chain = RetVal.getValue(1);
|
|
|
|
break;
|
|
|
|
case MVT::f32:
|
2006-02-05 05:50:24 +00:00
|
|
|
RetVal = DAG.getCopyFromReg(Chain, SP::F0, MVT::f32, InFlag);
|
2005-12-18 15:55:15 +00:00
|
|
|
Chain = RetVal.getValue(1);
|
|
|
|
break;
|
|
|
|
case MVT::f64:
|
2006-02-05 05:50:24 +00:00
|
|
|
RetVal = DAG.getCopyFromReg(Chain, SP::D0, MVT::f64, InFlag);
|
2005-12-18 15:55:15 +00:00
|
|
|
Chain = RetVal.getValue(1);
|
|
|
|
break;
|
|
|
|
case MVT::i64:
|
2006-02-05 05:50:24 +00:00
|
|
|
SDOperand Lo = DAG.getCopyFromReg(Chain, SP::O1, MVT::i32, InFlag);
|
|
|
|
SDOperand Hi = DAG.getCopyFromReg(Lo.getValue(1), SP::O0, MVT::i32,
|
2005-12-18 15:55:15 +00:00
|
|
|
Lo.getValue(2));
|
|
|
|
RetVal = DAG.getNode(ISD::BUILD_PAIR, MVT::i64, Lo, Hi);
|
|
|
|
Chain = Hi.getValue(1);
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
Chain = DAG.getNode(ISD::CALLSEQ_END, MVT::Other, Chain,
|
|
|
|
DAG.getConstant(ArgsSize, getPointerTy()));
|
|
|
|
|
|
|
|
return std::make_pair(RetVal, Chain);
|
2005-12-17 07:47:01 +00:00
|
|
|
}
|
|
|
|
|
2006-02-05 05:50:24 +00:00
|
|
|
// Look at LHS/RHS/CC and see if they are a lowered setcc instruction. If so
|
|
|
|
// set LHS/RHS and SPCC to the LHS/RHS of the setcc and SPCC to the condition.
|
Compile this:
void %X(int %A) {
%C = setlt int %A, 123 ; <bool> [#uses=1]
br bool %C, label %T, label %F
T: ; preds = %0
call int %main( int 0 ) ; <int>:0 [#uses=0]
ret void
F: ; preds = %0
ret void
}
to this:
X:
save -96, %o6, %o6
subcc %i0, 122, %l0
bg .LBBX_2 ! F
nop
...
not this:
X:
save -96, %o6, %o6
sethi 0, %l0
or %g0, 1, %l1
subcc %i0, 122, %l2
bg .LBBX_4 !
nop
.LBBX_3: !
or %g0, %l0, %l1
.LBBX_4: !
subcc %l1, 0, %l0
bne .LBBX_2 ! F
nop
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@25833 91177308-0d34-0410-b5e6-96231b3b80d8
2006-01-31 05:05:52 +00:00
|
|
|
static void LookThroughSetCC(SDOperand &LHS, SDOperand &RHS,
|
2006-02-05 05:50:24 +00:00
|
|
|
ISD::CondCode CC, unsigned &SPCC) {
|
Compile this:
void %X(int %A) {
%C = setlt int %A, 123 ; <bool> [#uses=1]
br bool %C, label %T, label %F
T: ; preds = %0
call int %main( int 0 ) ; <int>:0 [#uses=0]
ret void
F: ; preds = %0
ret void
}
to this:
X:
save -96, %o6, %o6
subcc %i0, 122, %l0
bg .LBBX_2 ! F
nop
...
not this:
X:
save -96, %o6, %o6
sethi 0, %l0
or %g0, 1, %l1
subcc %i0, 122, %l2
bg .LBBX_4 !
nop
.LBBX_3: !
or %g0, %l0, %l1
.LBBX_4: !
subcc %l1, 0, %l0
bne .LBBX_2 ! F
nop
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@25833 91177308-0d34-0410-b5e6-96231b3b80d8
2006-01-31 05:05:52 +00:00
|
|
|
if (isa<ConstantSDNode>(RHS) && cast<ConstantSDNode>(RHS)->getValue() == 0 &&
|
|
|
|
CC == ISD::SETNE &&
|
2006-02-05 05:50:24 +00:00
|
|
|
((LHS.getOpcode() == SPISD::SELECT_ICC &&
|
|
|
|
LHS.getOperand(3).getOpcode() == SPISD::CMPICC) ||
|
|
|
|
(LHS.getOpcode() == SPISD::SELECT_FCC &&
|
|
|
|
LHS.getOperand(3).getOpcode() == SPISD::CMPFCC)) &&
|
Compile this:
void %X(int %A) {
%C = setlt int %A, 123 ; <bool> [#uses=1]
br bool %C, label %T, label %F
T: ; preds = %0
call int %main( int 0 ) ; <int>:0 [#uses=0]
ret void
F: ; preds = %0
ret void
}
to this:
X:
save -96, %o6, %o6
subcc %i0, 122, %l0
bg .LBBX_2 ! F
nop
...
not this:
X:
save -96, %o6, %o6
sethi 0, %l0
or %g0, 1, %l1
subcc %i0, 122, %l2
bg .LBBX_4 !
nop
.LBBX_3: !
or %g0, %l0, %l1
.LBBX_4: !
subcc %l1, 0, %l0
bne .LBBX_2 ! F
nop
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@25833 91177308-0d34-0410-b5e6-96231b3b80d8
2006-01-31 05:05:52 +00:00
|
|
|
isa<ConstantSDNode>(LHS.getOperand(0)) &&
|
|
|
|
isa<ConstantSDNode>(LHS.getOperand(1)) &&
|
|
|
|
cast<ConstantSDNode>(LHS.getOperand(0))->getValue() == 1 &&
|
|
|
|
cast<ConstantSDNode>(LHS.getOperand(1))->getValue() == 0) {
|
|
|
|
SDOperand CMPCC = LHS.getOperand(3);
|
2006-02-05 05:50:24 +00:00
|
|
|
SPCC = cast<ConstantSDNode>(LHS.getOperand(2))->getValue();
|
Compile this:
void %X(int %A) {
%C = setlt int %A, 123 ; <bool> [#uses=1]
br bool %C, label %T, label %F
T: ; preds = %0
call int %main( int 0 ) ; <int>:0 [#uses=0]
ret void
F: ; preds = %0
ret void
}
to this:
X:
save -96, %o6, %o6
subcc %i0, 122, %l0
bg .LBBX_2 ! F
nop
...
not this:
X:
save -96, %o6, %o6
sethi 0, %l0
or %g0, 1, %l1
subcc %i0, 122, %l2
bg .LBBX_4 !
nop
.LBBX_3: !
or %g0, %l0, %l1
.LBBX_4: !
subcc %l1, 0, %l0
bne .LBBX_2 ! F
nop
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@25833 91177308-0d34-0410-b5e6-96231b3b80d8
2006-01-31 05:05:52 +00:00
|
|
|
LHS = CMPCC.getOperand(0);
|
|
|
|
RHS = CMPCC.getOperand(1);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
|
2006-02-05 05:50:24 +00:00
|
|
|
SDOperand SparcTargetLowering::
|
2005-12-18 01:20:35 +00:00
|
|
|
LowerOperation(SDOperand Op, SelectionDAG &DAG) {
|
|
|
|
switch (Op.getOpcode()) {
|
|
|
|
default: assert(0 && "Should not custom lower this!");
|
2005-12-18 02:10:39 +00:00
|
|
|
case ISD::GlobalAddress: {
|
|
|
|
GlobalValue *GV = cast<GlobalAddressSDNode>(Op)->getGlobal();
|
|
|
|
SDOperand GA = DAG.getTargetGlobalAddress(GV, MVT::i32);
|
2006-02-05 05:50:24 +00:00
|
|
|
SDOperand Hi = DAG.getNode(SPISD::Hi, MVT::i32, GA);
|
|
|
|
SDOperand Lo = DAG.getNode(SPISD::Lo, MVT::i32, GA);
|
2005-12-18 02:10:39 +00:00
|
|
|
return DAG.getNode(ISD::ADD, MVT::i32, Lo, Hi);
|
|
|
|
}
|
2005-12-18 02:37:35 +00:00
|
|
|
case ISD::ConstantPool: {
|
|
|
|
Constant *C = cast<ConstantPoolSDNode>(Op)->get();
|
2006-01-31 22:23:14 +00:00
|
|
|
SDOperand CP = DAG.getTargetConstantPool(C, MVT::i32,
|
|
|
|
cast<ConstantPoolSDNode>(Op)->getAlignment());
|
2006-02-05 05:50:24 +00:00
|
|
|
SDOperand Hi = DAG.getNode(SPISD::Hi, MVT::i32, CP);
|
|
|
|
SDOperand Lo = DAG.getNode(SPISD::Lo, MVT::i32, CP);
|
2005-12-18 02:37:35 +00:00
|
|
|
return DAG.getNode(ISD::ADD, MVT::i32, Lo, Hi);
|
|
|
|
}
|
2005-12-23 05:00:16 +00:00
|
|
|
case ISD::FP_TO_SINT:
|
2005-12-18 06:59:57 +00:00
|
|
|
// Convert the fp value to integer in an FP register.
|
2005-12-23 05:00:16 +00:00
|
|
|
assert(Op.getValueType() == MVT::i32);
|
2006-02-05 05:50:24 +00:00
|
|
|
Op = DAG.getNode(SPISD::FTOI, MVT::f32, Op.getOperand(0));
|
2005-12-23 05:00:16 +00:00
|
|
|
return DAG.getNode(ISD::BIT_CONVERT, MVT::i32, Op);
|
2005-12-18 06:59:57 +00:00
|
|
|
case ISD::SINT_TO_FP: {
|
2005-12-23 05:00:16 +00:00
|
|
|
assert(Op.getOperand(0).getValueType() == MVT::i32);
|
2006-01-11 07:27:40 +00:00
|
|
|
SDOperand Tmp = DAG.getNode(ISD::BIT_CONVERT, MVT::f32, Op.getOperand(0));
|
2005-12-18 06:59:57 +00:00
|
|
|
// Convert the int value to FP in an FP register.
|
2006-02-05 05:50:24 +00:00
|
|
|
return DAG.getNode(SPISD::ITOF, Op.getValueType(), Tmp);
|
2005-12-18 06:59:57 +00:00
|
|
|
}
|
2005-12-18 08:13:54 +00:00
|
|
|
case ISD::BR_CC: {
|
|
|
|
SDOperand Chain = Op.getOperand(0);
|
2006-01-30 07:43:04 +00:00
|
|
|
ISD::CondCode CC = cast<CondCodeSDNode>(Op.getOperand(1))->get();
|
2005-12-18 08:13:54 +00:00
|
|
|
SDOperand LHS = Op.getOperand(2);
|
|
|
|
SDOperand RHS = Op.getOperand(3);
|
|
|
|
SDOperand Dest = Op.getOperand(4);
|
2006-02-05 05:50:24 +00:00
|
|
|
unsigned Opc, SPCC = ~0U;
|
Compile this:
void %X(int %A) {
%C = setlt int %A, 123 ; <bool> [#uses=1]
br bool %C, label %T, label %F
T: ; preds = %0
call int %main( int 0 ) ; <int>:0 [#uses=0]
ret void
F: ; preds = %0
ret void
}
to this:
X:
save -96, %o6, %o6
subcc %i0, 122, %l0
bg .LBBX_2 ! F
nop
...
not this:
X:
save -96, %o6, %o6
sethi 0, %l0
or %g0, 1, %l1
subcc %i0, 122, %l2
bg .LBBX_4 !
nop
.LBBX_3: !
or %g0, %l0, %l1
.LBBX_4: !
subcc %l1, 0, %l0
bne .LBBX_2 ! F
nop
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@25833 91177308-0d34-0410-b5e6-96231b3b80d8
2006-01-31 05:05:52 +00:00
|
|
|
|
|
|
|
// If this is a br_cc of a "setcc", and if the setcc got lowered into
|
|
|
|
// an CMP[IF]CC/SELECT_[IF]CC pair, find the original compared values.
|
2006-02-05 05:50:24 +00:00
|
|
|
LookThroughSetCC(LHS, RHS, CC, SPCC);
|
2005-12-18 08:13:54 +00:00
|
|
|
|
|
|
|
// Get the condition flag.
|
Compile this:
void %X(int %A) {
%C = setlt int %A, 123 ; <bool> [#uses=1]
br bool %C, label %T, label %F
T: ; preds = %0
call int %main( int 0 ) ; <int>:0 [#uses=0]
ret void
F: ; preds = %0
ret void
}
to this:
X:
save -96, %o6, %o6
subcc %i0, 122, %l0
bg .LBBX_2 ! F
nop
...
not this:
X:
save -96, %o6, %o6
sethi 0, %l0
or %g0, 1, %l1
subcc %i0, 122, %l2
bg .LBBX_4 !
nop
.LBBX_3: !
or %g0, %l0, %l1
.LBBX_4: !
subcc %l1, 0, %l0
bne .LBBX_2 ! F
nop
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@25833 91177308-0d34-0410-b5e6-96231b3b80d8
2006-01-31 05:05:52 +00:00
|
|
|
SDOperand CompareFlag;
|
2005-12-18 08:13:54 +00:00
|
|
|
if (LHS.getValueType() == MVT::i32) {
|
2006-01-11 07:49:38 +00:00
|
|
|
std::vector<MVT::ValueType> VTs;
|
|
|
|
VTs.push_back(MVT::i32);
|
|
|
|
VTs.push_back(MVT::Flag);
|
2006-08-08 02:23:42 +00:00
|
|
|
SDOperand Ops[2] = { LHS, RHS };
|
|
|
|
CompareFlag = DAG.getNode(SPISD::CMPICC, VTs, Ops, 2).getValue(1);
|
2006-02-05 05:50:24 +00:00
|
|
|
if (SPCC == ~0U) SPCC = IntCondCCodeToICC(CC);
|
|
|
|
Opc = SPISD::BRICC;
|
2005-12-18 08:13:54 +00:00
|
|
|
} else {
|
2006-02-05 05:50:24 +00:00
|
|
|
CompareFlag = DAG.getNode(SPISD::CMPFCC, MVT::Flag, LHS, RHS);
|
|
|
|
if (SPCC == ~0U) SPCC = FPCondCCodeToFCC(CC);
|
|
|
|
Opc = SPISD::BRFCC;
|
2005-12-18 08:13:54 +00:00
|
|
|
}
|
Compile this:
void %X(int %A) {
%C = setlt int %A, 123 ; <bool> [#uses=1]
br bool %C, label %T, label %F
T: ; preds = %0
call int %main( int 0 ) ; <int>:0 [#uses=0]
ret void
F: ; preds = %0
ret void
}
to this:
X:
save -96, %o6, %o6
subcc %i0, 122, %l0
bg .LBBX_2 ! F
nop
...
not this:
X:
save -96, %o6, %o6
sethi 0, %l0
or %g0, 1, %l1
subcc %i0, 122, %l2
bg .LBBX_4 !
nop
.LBBX_3: !
or %g0, %l0, %l1
.LBBX_4: !
subcc %l1, 0, %l0
bne .LBBX_2 ! F
nop
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@25833 91177308-0d34-0410-b5e6-96231b3b80d8
2006-01-31 05:05:52 +00:00
|
|
|
return DAG.getNode(Opc, MVT::Other, Chain, Dest,
|
2006-02-05 05:50:24 +00:00
|
|
|
DAG.getConstant(SPCC, MVT::i32), CompareFlag);
|
2005-12-18 08:13:54 +00:00
|
|
|
}
|
|
|
|
case ISD::SELECT_CC: {
|
|
|
|
SDOperand LHS = Op.getOperand(0);
|
|
|
|
SDOperand RHS = Op.getOperand(1);
|
2006-01-30 07:43:04 +00:00
|
|
|
ISD::CondCode CC = cast<CondCodeSDNode>(Op.getOperand(4))->get();
|
2005-12-18 08:13:54 +00:00
|
|
|
SDOperand TrueVal = Op.getOperand(2);
|
|
|
|
SDOperand FalseVal = Op.getOperand(3);
|
2006-02-05 05:50:24 +00:00
|
|
|
unsigned Opc, SPCC = ~0U;
|
2006-01-30 07:43:04 +00:00
|
|
|
|
When lowering SELECT_CC, see if the input is a lowered SETCC. If so, fold
the two operations together. This allows us to compile this:
void %two(int %a, int* %b) {
%tmp.2 = seteq int %a, 0
%tmp.0.0 = select bool %tmp.2, int 10, int 20
store int %tmp.0.0, int* %b
ret void
}
into:
two:
save -96, %o6, %o6
or %g0, 20, %l0
or %g0, 10, %l1
subcc %i0, 0, %l2
be .LBBtwo_2 ! entry
nop
.LBBtwo_1: ! entry
or %g0, %l0, %l1
.LBBtwo_2: ! entry
st %l1, [%i1]
restore %g0, %g0, %g0
retl
nop
instead of:
two:
save -96, %o6, %o6
sethi 0, %l0
or %g0, 1, %l1
or %g0, 20, %l2
or %g0, 10, %l3
subcc %i0, 0, %l4
be .LBBtwo_2 ! entry
nop
.LBBtwo_1: ! entry
or %g0, %l0, %l1
.LBBtwo_2: ! entry
subcc %l1, 0, %l0
bne .LBBtwo_4 ! entry
nop
.LBBtwo_3: ! entry
or %g0, %l2, %l3
.LBBtwo_4: ! entry
st %l3, [%i1]
restore %g0, %g0, %g0
retl
nop
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@25806 91177308-0d34-0410-b5e6-96231b3b80d8
2006-01-30 04:34:44 +00:00
|
|
|
// If this is a select_cc of a "setcc", and if the setcc got lowered into
|
|
|
|
// an CMP[IF]CC/SELECT_[IF]CC pair, find the original compared values.
|
2006-02-05 05:50:24 +00:00
|
|
|
LookThroughSetCC(LHS, RHS, CC, SPCC);
|
When lowering SELECT_CC, see if the input is a lowered SETCC. If so, fold
the two operations together. This allows us to compile this:
void %two(int %a, int* %b) {
%tmp.2 = seteq int %a, 0
%tmp.0.0 = select bool %tmp.2, int 10, int 20
store int %tmp.0.0, int* %b
ret void
}
into:
two:
save -96, %o6, %o6
or %g0, 20, %l0
or %g0, 10, %l1
subcc %i0, 0, %l2
be .LBBtwo_2 ! entry
nop
.LBBtwo_1: ! entry
or %g0, %l0, %l1
.LBBtwo_2: ! entry
st %l1, [%i1]
restore %g0, %g0, %g0
retl
nop
instead of:
two:
save -96, %o6, %o6
sethi 0, %l0
or %g0, 1, %l1
or %g0, 20, %l2
or %g0, 10, %l3
subcc %i0, 0, %l4
be .LBBtwo_2 ! entry
nop
.LBBtwo_1: ! entry
or %g0, %l0, %l1
.LBBtwo_2: ! entry
subcc %l1, 0, %l0
bne .LBBtwo_4 ! entry
nop
.LBBtwo_3: ! entry
or %g0, %l2, %l3
.LBBtwo_4: ! entry
st %l3, [%i1]
restore %g0, %g0, %g0
retl
nop
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@25806 91177308-0d34-0410-b5e6-96231b3b80d8
2006-01-30 04:34:44 +00:00
|
|
|
|
2006-01-12 17:05:32 +00:00
|
|
|
SDOperand CompareFlag;
|
|
|
|
if (LHS.getValueType() == MVT::i32) {
|
|
|
|
std::vector<MVT::ValueType> VTs;
|
|
|
|
VTs.push_back(LHS.getValueType()); // subcc returns a value
|
|
|
|
VTs.push_back(MVT::Flag);
|
2006-08-08 02:23:42 +00:00
|
|
|
SDOperand Ops[2] = { LHS, RHS };
|
|
|
|
CompareFlag = DAG.getNode(SPISD::CMPICC, VTs, Ops, 2).getValue(1);
|
2006-02-05 05:50:24 +00:00
|
|
|
Opc = SPISD::SELECT_ICC;
|
|
|
|
if (SPCC == ~0U) SPCC = IntCondCCodeToICC(CC);
|
2006-01-12 17:05:32 +00:00
|
|
|
} else {
|
2006-02-05 05:50:24 +00:00
|
|
|
CompareFlag = DAG.getNode(SPISD::CMPFCC, MVT::Flag, LHS, RHS);
|
|
|
|
Opc = SPISD::SELECT_FCC;
|
|
|
|
if (SPCC == ~0U) SPCC = FPCondCCodeToFCC(CC);
|
2006-01-12 17:05:32 +00:00
|
|
|
}
|
2005-12-18 08:13:54 +00:00
|
|
|
return DAG.getNode(Opc, TrueVal.getValueType(), TrueVal, FalseVal,
|
2006-02-05 05:50:24 +00:00
|
|
|
DAG.getConstant(SPCC, MVT::i32), CompareFlag);
|
2005-12-18 08:13:54 +00:00
|
|
|
}
|
2006-01-25 18:21:52 +00:00
|
|
|
case ISD::VASTART: {
|
|
|
|
// vastart just stores the address of the VarArgsFrameIndex slot into the
|
|
|
|
// memory location argument.
|
|
|
|
SDOperand Offset = DAG.getNode(ISD::ADD, MVT::i32,
|
2006-02-05 05:50:24 +00:00
|
|
|
DAG.getRegister(SP::I6, MVT::i32),
|
2006-02-04 08:31:30 +00:00
|
|
|
DAG.getConstant(VarArgsFrameOffset, MVT::i32));
|
2006-01-25 18:21:52 +00:00
|
|
|
return DAG.getNode(ISD::STORE, MVT::Other, Op.getOperand(0), Offset,
|
|
|
|
Op.getOperand(1), Op.getOperand(2));
|
|
|
|
}
|
2006-02-04 08:31:30 +00:00
|
|
|
case ISD::VAARG: {
|
|
|
|
SDNode *Node = Op.Val;
|
|
|
|
MVT::ValueType VT = Node->getValueType(0);
|
|
|
|
SDOperand InChain = Node->getOperand(0);
|
|
|
|
SDOperand VAListPtr = Node->getOperand(1);
|
|
|
|
SDOperand VAList = DAG.getLoad(getPointerTy(), InChain, VAListPtr,
|
|
|
|
Node->getOperand(2));
|
|
|
|
// Increment the pointer, VAList, to the next vaarg
|
|
|
|
SDOperand NextPtr = DAG.getNode(ISD::ADD, getPointerTy(), VAList,
|
|
|
|
DAG.getConstant(MVT::getSizeInBits(VT)/8,
|
|
|
|
getPointerTy()));
|
|
|
|
// Store the incremented VAList to the legalized pointer
|
|
|
|
InChain = DAG.getNode(ISD::STORE, MVT::Other, VAList.getValue(1), NextPtr,
|
|
|
|
VAListPtr, Node->getOperand(2));
|
|
|
|
// Load the actual argument out of the pointer VAList, unless this is an
|
|
|
|
// f64 load.
|
|
|
|
if (VT != MVT::f64) {
|
|
|
|
return DAG.getLoad(VT, InChain, VAList, DAG.getSrcValue(0));
|
|
|
|
} else {
|
|
|
|
// Otherwise, load it as i64, then do a bitconvert.
|
|
|
|
SDOperand V = DAG.getLoad(MVT::i64, InChain, VAList, DAG.getSrcValue(0));
|
|
|
|
std::vector<MVT::ValueType> Tys;
|
|
|
|
Tys.push_back(MVT::f64);
|
|
|
|
Tys.push_back(MVT::Other);
|
|
|
|
// Bit-Convert the value to f64.
|
2006-08-08 02:23:42 +00:00
|
|
|
SDOperand Ops[2] = { DAG.getNode(ISD::BIT_CONVERT, MVT::f64, V),
|
|
|
|
V.getValue(1) };
|
|
|
|
return DAG.getNode(ISD::MERGE_VALUES, Tys, Ops, 2);
|
2006-02-04 08:31:30 +00:00
|
|
|
}
|
|
|
|
}
|
2006-02-15 06:41:34 +00:00
|
|
|
case ISD::DYNAMIC_STACKALLOC: {
|
|
|
|
SDOperand Chain = Op.getOperand(0); // Legalize the chain.
|
|
|
|
SDOperand Size = Op.getOperand(1); // Legalize the size.
|
|
|
|
|
|
|
|
unsigned SPReg = SP::O6;
|
|
|
|
SDOperand SP = DAG.getCopyFromReg(Chain, SPReg, MVT::i32);
|
|
|
|
SDOperand NewSP = DAG.getNode(ISD::SUB, MVT::i32, SP, Size); // Value
|
|
|
|
Chain = DAG.getCopyToReg(SP.getValue(1), SPReg, NewSP); // Output chain
|
|
|
|
|
|
|
|
// The resultant pointer is actually 16 words from the bottom of the stack,
|
|
|
|
// to provide a register spill area.
|
|
|
|
SDOperand NewVal = DAG.getNode(ISD::ADD, MVT::i32, NewSP,
|
|
|
|
DAG.getConstant(96, MVT::i32));
|
|
|
|
std::vector<MVT::ValueType> Tys;
|
|
|
|
Tys.push_back(MVT::i32);
|
|
|
|
Tys.push_back(MVT::Other);
|
2006-08-08 02:23:42 +00:00
|
|
|
SDOperand Ops[2] = { NewVal, Chain };
|
|
|
|
return DAG.getNode(ISD::MERGE_VALUES, Tys, Ops, 2);
|
2006-02-15 06:41:34 +00:00
|
|
|
}
|
2006-01-27 21:09:22 +00:00
|
|
|
case ISD::RET: {
|
|
|
|
SDOperand Copy;
|
|
|
|
|
|
|
|
switch(Op.getNumOperands()) {
|
|
|
|
default:
|
|
|
|
assert(0 && "Do not know how to return this many arguments!");
|
|
|
|
abort();
|
|
|
|
case 1:
|
|
|
|
return SDOperand(); // ret void is legal
|
2006-05-26 23:10:12 +00:00
|
|
|
case 3: {
|
2006-01-27 21:09:22 +00:00
|
|
|
unsigned ArgReg;
|
|
|
|
switch(Op.getOperand(1).getValueType()) {
|
|
|
|
default: assert(0 && "Unknown type to return!");
|
2006-02-05 05:50:24 +00:00
|
|
|
case MVT::i32: ArgReg = SP::I0; break;
|
|
|
|
case MVT::f32: ArgReg = SP::F0; break;
|
|
|
|
case MVT::f64: ArgReg = SP::D0; break;
|
2006-01-27 21:09:22 +00:00
|
|
|
}
|
|
|
|
Copy = DAG.getCopyToReg(Op.getOperand(0), ArgReg, Op.getOperand(1),
|
|
|
|
SDOperand());
|
|
|
|
break;
|
|
|
|
}
|
2006-05-26 23:10:12 +00:00
|
|
|
case 5:
|
|
|
|
Copy = DAG.getCopyToReg(Op.getOperand(0), SP::I0, Op.getOperand(3),
|
2006-01-27 21:09:22 +00:00
|
|
|
SDOperand());
|
2006-02-05 05:50:24 +00:00
|
|
|
Copy = DAG.getCopyToReg(Copy, SP::I1, Op.getOperand(1), Copy.getValue(1));
|
2006-01-27 21:09:22 +00:00
|
|
|
break;
|
|
|
|
}
|
2006-02-05 05:50:24 +00:00
|
|
|
return DAG.getNode(SPISD::RET_FLAG, MVT::Other, Copy, Copy.getValue(1));
|
2006-01-27 21:09:22 +00:00
|
|
|
}
|
2006-01-15 08:43:57 +00:00
|
|
|
}
|
2005-12-18 01:20:35 +00:00
|
|
|
}
|
|
|
|
|
2005-12-18 08:13:54 +00:00
|
|
|
MachineBasicBlock *
|
2006-02-05 05:50:24 +00:00
|
|
|
SparcTargetLowering::InsertAtEndOfBasicBlock(MachineInstr *MI,
|
|
|
|
MachineBasicBlock *BB) {
|
2005-12-18 08:13:54 +00:00
|
|
|
unsigned BROpcode;
|
2006-01-31 06:56:30 +00:00
|
|
|
unsigned CC;
|
2005-12-18 08:13:54 +00:00
|
|
|
// Figure out the conditional branch opcode to use for this select_cc.
|
|
|
|
switch (MI->getOpcode()) {
|
|
|
|
default: assert(0 && "Unknown SELECT_CC!");
|
2006-02-05 05:50:24 +00:00
|
|
|
case SP::SELECT_CC_Int_ICC:
|
|
|
|
case SP::SELECT_CC_FP_ICC:
|
|
|
|
case SP::SELECT_CC_DFP_ICC:
|
|
|
|
BROpcode = SP::BCOND;
|
2006-01-31 17:20:06 +00:00
|
|
|
break;
|
2006-02-05 05:50:24 +00:00
|
|
|
case SP::SELECT_CC_Int_FCC:
|
|
|
|
case SP::SELECT_CC_FP_FCC:
|
|
|
|
case SP::SELECT_CC_DFP_FCC:
|
|
|
|
BROpcode = SP::FBCOND;
|
2005-12-18 08:13:54 +00:00
|
|
|
break;
|
|
|
|
}
|
2006-01-31 06:56:30 +00:00
|
|
|
|
2006-02-05 05:50:24 +00:00
|
|
|
CC = (SPCC::CondCodes)MI->getOperand(3).getImmedValue();
|
2005-12-18 08:13:54 +00:00
|
|
|
|
|
|
|
// To "insert" a SELECT_CC instruction, we actually have to insert the diamond
|
|
|
|
// control-flow pattern. The incoming instruction knows the destination vreg
|
|
|
|
// to set, the condition code register to branch on, the true/false values to
|
|
|
|
// select between, and a branch opcode to use.
|
|
|
|
const BasicBlock *LLVM_BB = BB->getBasicBlock();
|
|
|
|
ilist<MachineBasicBlock>::iterator It = BB;
|
|
|
|
++It;
|
|
|
|
|
|
|
|
// thisMBB:
|
|
|
|
// ...
|
|
|
|
// TrueVal = ...
|
|
|
|
// [f]bCC copy1MBB
|
|
|
|
// fallthrough --> copy0MBB
|
|
|
|
MachineBasicBlock *thisMBB = BB;
|
|
|
|
MachineBasicBlock *copy0MBB = new MachineBasicBlock(LLVM_BB);
|
|
|
|
MachineBasicBlock *sinkMBB = new MachineBasicBlock(LLVM_BB);
|
2006-01-31 06:56:30 +00:00
|
|
|
BuildMI(BB, BROpcode, 2).addMBB(sinkMBB).addImm(CC);
|
2005-12-18 08:13:54 +00:00
|
|
|
MachineFunction *F = BB->getParent();
|
|
|
|
F->getBasicBlockList().insert(It, copy0MBB);
|
|
|
|
F->getBasicBlockList().insert(It, sinkMBB);
|
2006-03-27 01:32:24 +00:00
|
|
|
// Update machine-CFG edges by first adding all successors of the current
|
|
|
|
// block to the new block which will contain the Phi node for the select.
|
|
|
|
for(MachineBasicBlock::succ_iterator i = BB->succ_begin(),
|
|
|
|
e = BB->succ_end(); i != e; ++i)
|
|
|
|
sinkMBB->addSuccessor(*i);
|
|
|
|
// Next, remove all successors of the current block, and add the true
|
|
|
|
// and fallthrough blocks as its successors.
|
|
|
|
while(!BB->succ_empty())
|
|
|
|
BB->removeSuccessor(BB->succ_begin());
|
2005-12-18 08:13:54 +00:00
|
|
|
BB->addSuccessor(copy0MBB);
|
|
|
|
BB->addSuccessor(sinkMBB);
|
|
|
|
|
|
|
|
// copy0MBB:
|
|
|
|
// %FalseValue = ...
|
|
|
|
// # fallthrough to sinkMBB
|
|
|
|
BB = copy0MBB;
|
|
|
|
|
|
|
|
// Update machine-CFG edges
|
|
|
|
BB->addSuccessor(sinkMBB);
|
|
|
|
|
|
|
|
// sinkMBB:
|
|
|
|
// %Result = phi [ %FalseValue, copy0MBB ], [ %TrueValue, thisMBB ]
|
|
|
|
// ...
|
|
|
|
BB = sinkMBB;
|
2006-02-05 05:50:24 +00:00
|
|
|
BuildMI(BB, SP::PHI, 4, MI->getOperand(0).getReg())
|
2005-12-18 08:13:54 +00:00
|
|
|
.addReg(MI->getOperand(2).getReg()).addMBB(copy0MBB)
|
|
|
|
.addReg(MI->getOperand(1).getReg()).addMBB(thisMBB);
|
|
|
|
|
|
|
|
delete MI; // The pseudo instruction is gone now.
|
|
|
|
return BB;
|
|
|
|
}
|
|
|
|
|
2005-12-17 07:47:01 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// Instruction Selector Implementation
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
//===--------------------------------------------------------------------===//
|
2006-02-05 05:50:24 +00:00
|
|
|
/// SparcDAGToDAGISel - SPARC specific code to select SPARC machine
|
2005-12-17 07:47:01 +00:00
|
|
|
/// instructions for SelectionDAG operations.
|
|
|
|
///
|
|
|
|
namespace {
|
2006-02-05 05:50:24 +00:00
|
|
|
class SparcDAGToDAGISel : public SelectionDAGISel {
|
|
|
|
SparcTargetLowering Lowering;
|
First step towards V9 instructions in the V8 backend, two conditional move
patterns. This allows emission of this code:
t1:
save -96, %o6, %o6
subcc %i0, %i1, %l0
move %icc, %i0, %i2
or %g0, %i2, %i0
restore %g0, %g0, %g0
retl
nop
instead of this:
t1:
save -96, %o6, %o6
subcc %i0, %i1, %l0
be .LBBt1_2 !
nop
.LBBt1_1: !
or %g0, %i2, %i0
.LBBt1_2: !
restore %g0, %g0, %g0
retl
nop
for this:
int %t1(int %a, int %b, int %c) {
%tmp.2 = seteq int %a, %b
%tmp3 = select bool %tmp.2, int %a, int %c
ret int %tmp3
}
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@25809 91177308-0d34-0410-b5e6-96231b3b80d8
2006-01-30 05:35:57 +00:00
|
|
|
|
|
|
|
/// Subtarget - Keep a pointer to the Sparc Subtarget around so that we can
|
|
|
|
/// make the right decision when generating code for different targets.
|
2006-02-05 05:50:24 +00:00
|
|
|
const SparcSubtarget &Subtarget;
|
2005-12-17 07:47:01 +00:00
|
|
|
public:
|
2006-02-05 05:50:24 +00:00
|
|
|
SparcDAGToDAGISel(TargetMachine &TM)
|
|
|
|
: SelectionDAGISel(Lowering), Lowering(TM),
|
|
|
|
Subtarget(TM.getSubtarget<SparcSubtarget>()) {
|
First step towards V9 instructions in the V8 backend, two conditional move
patterns. This allows emission of this code:
t1:
save -96, %o6, %o6
subcc %i0, %i1, %l0
move %icc, %i0, %i2
or %g0, %i2, %i0
restore %g0, %g0, %g0
retl
nop
instead of this:
t1:
save -96, %o6, %o6
subcc %i0, %i1, %l0
be .LBBt1_2 !
nop
.LBBt1_1: !
or %g0, %i2, %i0
.LBBt1_2: !
restore %g0, %g0, %g0
retl
nop
for this:
int %t1(int %a, int %b, int %c) {
%tmp.2 = seteq int %a, %b
%tmp3 = select bool %tmp.2, int %a, int %c
ret int %tmp3
}
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@25809 91177308-0d34-0410-b5e6-96231b3b80d8
2006-01-30 05:35:57 +00:00
|
|
|
}
|
2005-12-17 07:47:01 +00:00
|
|
|
|
2006-08-11 09:08:15 +00:00
|
|
|
SDNode *Select(SDOperand &Result, SDOperand Op);
|
2005-12-17 07:47:01 +00:00
|
|
|
|
2005-12-17 20:04:49 +00:00
|
|
|
// Complex Pattern Selectors.
|
|
|
|
bool SelectADDRrr(SDOperand N, SDOperand &R1, SDOperand &R2);
|
|
|
|
bool SelectADDRri(SDOperand N, SDOperand &Base, SDOperand &Offset);
|
|
|
|
|
2005-12-17 07:47:01 +00:00
|
|
|
/// InstructionSelectBasicBlock - This callback is invoked by
|
|
|
|
/// SelectionDAGISel when it has created a SelectionDAG for us to codegen.
|
|
|
|
virtual void InstructionSelectBasicBlock(SelectionDAG &DAG);
|
|
|
|
|
|
|
|
virtual const char *getPassName() const {
|
2006-02-05 05:50:24 +00:00
|
|
|
return "SPARC DAG->DAG Pattern Instruction Selection";
|
2005-12-17 07:47:01 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
// Include the pieces autogenerated from the target description.
|
2006-02-05 05:50:24 +00:00
|
|
|
#include "SparcGenDAGISel.inc"
|
2005-12-17 07:47:01 +00:00
|
|
|
};
|
|
|
|
} // end anonymous namespace
|
|
|
|
|
|
|
|
/// InstructionSelectBasicBlock - This callback is invoked by
|
|
|
|
/// SelectionDAGISel when it has created a SelectionDAG for us to codegen.
|
2006-02-05 05:50:24 +00:00
|
|
|
void SparcDAGToDAGISel::InstructionSelectBasicBlock(SelectionDAG &DAG) {
|
2005-12-17 07:47:01 +00:00
|
|
|
DEBUG(BB->dump());
|
|
|
|
|
|
|
|
// Select target instructions for the DAG.
|
2006-02-05 06:51:51 +00:00
|
|
|
DAG.setRoot(SelectRoot(DAG.getRoot()));
|
2005-12-17 07:47:01 +00:00
|
|
|
DAG.RemoveDeadNodes();
|
|
|
|
|
|
|
|
// Emit machine code to BB.
|
|
|
|
ScheduleAndEmitDAG(DAG);
|
|
|
|
}
|
|
|
|
|
2006-02-05 05:50:24 +00:00
|
|
|
bool SparcDAGToDAGISel::SelectADDRri(SDOperand Addr, SDOperand &Base,
|
2006-02-09 04:46:04 +00:00
|
|
|
SDOperand &Offset) {
|
2005-12-18 07:09:06 +00:00
|
|
|
if (FrameIndexSDNode *FIN = dyn_cast<FrameIndexSDNode>(Addr)) {
|
|
|
|
Base = CurDAG->getTargetFrameIndex(FIN->getIndex(), MVT::i32);
|
2005-12-18 06:59:57 +00:00
|
|
|
Offset = CurDAG->getTargetConstant(0, MVT::i32);
|
|
|
|
return true;
|
|
|
|
}
|
2006-02-10 07:35:42 +00:00
|
|
|
if (Addr.getOpcode() == ISD::TargetExternalSymbol ||
|
|
|
|
Addr.getOpcode() == ISD::TargetGlobalAddress)
|
|
|
|
return false; // direct calls.
|
2005-12-18 06:59:57 +00:00
|
|
|
|
2005-12-17 21:25:27 +00:00
|
|
|
if (Addr.getOpcode() == ISD::ADD) {
|
2005-12-18 06:59:57 +00:00
|
|
|
if (ConstantSDNode *CN = dyn_cast<ConstantSDNode>(Addr.getOperand(1))) {
|
2005-12-17 21:25:27 +00:00
|
|
|
if (Predicate_simm13(CN)) {
|
2005-12-18 07:09:06 +00:00
|
|
|
if (FrameIndexSDNode *FIN =
|
|
|
|
dyn_cast<FrameIndexSDNode>(Addr.getOperand(0))) {
|
2005-12-18 06:59:57 +00:00
|
|
|
// Constant offset from frame ref.
|
2005-12-18 07:09:06 +00:00
|
|
|
Base = CurDAG->getTargetFrameIndex(FIN->getIndex(), MVT::i32);
|
2005-12-18 06:59:57 +00:00
|
|
|
} else {
|
2006-02-05 08:35:50 +00:00
|
|
|
Base = Addr.getOperand(0);
|
2005-12-18 06:59:57 +00:00
|
|
|
}
|
2005-12-17 21:25:27 +00:00
|
|
|
Offset = CurDAG->getTargetConstant(CN->getValue(), MVT::i32);
|
|
|
|
return true;
|
|
|
|
}
|
2005-12-18 06:59:57 +00:00
|
|
|
}
|
2006-02-05 05:50:24 +00:00
|
|
|
if (Addr.getOperand(0).getOpcode() == SPISD::Lo) {
|
2006-02-05 08:35:50 +00:00
|
|
|
Base = Addr.getOperand(1);
|
Teach the addressing mode stuff to fold "%lo" into 'ri' addressing modes,
allowing us to compile this:
to this:
%G1 = external global int
%G2 = external global int
void %test() {
%X = load int* %G1
store int %X, int* %G2
ret void
}
test:
save -96, %sp, %sp
sethi %hi(G1), %l0
ld [%l0+%lo(G1)], %l0
sethi %hi(G2), %l1
st %l0, [%l1+%lo(G2)]
restore %g0, %g0, %g0
retl
nop
instead of this:
test:
save -96, %sp, %sp
sethi %hi(G1), %l0
or %g0, %lo(G1), %l1
ld [%l1+%l0], %l0
sethi %hi(G2), %l1
or %g0, %lo(G2), %l2
st %l0, [%l2+%l1]
restore %g0, %g0, %g0
retl
nop
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@24812 91177308-0d34-0410-b5e6-96231b3b80d8
2005-12-18 02:27:00 +00:00
|
|
|
Offset = Addr.getOperand(0).getOperand(0);
|
|
|
|
return true;
|
|
|
|
}
|
2006-02-05 05:50:24 +00:00
|
|
|
if (Addr.getOperand(1).getOpcode() == SPISD::Lo) {
|
2006-02-05 08:35:50 +00:00
|
|
|
Base = Addr.getOperand(0);
|
Teach the addressing mode stuff to fold "%lo" into 'ri' addressing modes,
allowing us to compile this:
to this:
%G1 = external global int
%G2 = external global int
void %test() {
%X = load int* %G1
store int %X, int* %G2
ret void
}
test:
save -96, %sp, %sp
sethi %hi(G1), %l0
ld [%l0+%lo(G1)], %l0
sethi %hi(G2), %l1
st %l0, [%l1+%lo(G2)]
restore %g0, %g0, %g0
retl
nop
instead of this:
test:
save -96, %sp, %sp
sethi %hi(G1), %l0
or %g0, %lo(G1), %l1
ld [%l1+%l0], %l0
sethi %hi(G2), %l1
or %g0, %lo(G2), %l2
st %l0, [%l2+%l1]
restore %g0, %g0, %g0
retl
nop
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@24812 91177308-0d34-0410-b5e6-96231b3b80d8
2005-12-18 02:27:00 +00:00
|
|
|
Offset = Addr.getOperand(1).getOperand(0);
|
|
|
|
return true;
|
|
|
|
}
|
2005-12-17 21:25:27 +00:00
|
|
|
}
|
2006-02-05 08:35:50 +00:00
|
|
|
Base = Addr;
|
2005-12-17 20:04:49 +00:00
|
|
|
Offset = CurDAG->getTargetConstant(0, MVT::i32);
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
2006-02-05 05:50:24 +00:00
|
|
|
bool SparcDAGToDAGISel::SelectADDRrr(SDOperand Addr, SDOperand &R1,
|
|
|
|
SDOperand &R2) {
|
2006-02-10 07:35:42 +00:00
|
|
|
if (Addr.getOpcode() == ISD::FrameIndex) return false;
|
|
|
|
if (Addr.getOpcode() == ISD::TargetExternalSymbol ||
|
|
|
|
Addr.getOpcode() == ISD::TargetGlobalAddress)
|
|
|
|
return false; // direct calls.
|
|
|
|
|
2005-12-18 06:59:57 +00:00
|
|
|
if (Addr.getOpcode() == ISD::ADD) {
|
|
|
|
if (isa<ConstantSDNode>(Addr.getOperand(1)) &&
|
|
|
|
Predicate_simm13(Addr.getOperand(1).Val))
|
|
|
|
return false; // Let the reg+imm pattern catch this!
|
2006-02-05 05:50:24 +00:00
|
|
|
if (Addr.getOperand(0).getOpcode() == SPISD::Lo ||
|
|
|
|
Addr.getOperand(1).getOpcode() == SPISD::Lo)
|
2005-12-18 06:59:57 +00:00
|
|
|
return false; // Let the reg+imm pattern catch this!
|
2006-02-05 08:35:50 +00:00
|
|
|
R1 = Addr.getOperand(0);
|
|
|
|
R2 = Addr.getOperand(1);
|
2005-12-18 06:59:57 +00:00
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
2006-02-05 08:35:50 +00:00
|
|
|
R1 = Addr;
|
2006-02-05 05:50:24 +00:00
|
|
|
R2 = CurDAG->getRegister(SP::G0, MVT::i32);
|
2005-12-18 06:59:57 +00:00
|
|
|
return true;
|
|
|
|
}
|
2005-12-17 07:47:01 +00:00
|
|
|
|
2006-08-11 09:08:15 +00:00
|
|
|
SDNode *SparcDAGToDAGISel::Select(SDOperand &Result, SDOperand Op) {
|
2005-12-17 07:47:01 +00:00
|
|
|
SDNode *N = Op.Val;
|
2005-12-18 01:20:35 +00:00
|
|
|
if (N->getOpcode() >= ISD::BUILTIN_OP_END &&
|
2006-02-09 00:37:58 +00:00
|
|
|
N->getOpcode() < SPISD::FIRST_NUMBER) {
|
|
|
|
Result = Op;
|
2006-08-11 09:08:15 +00:00
|
|
|
return NULL; // Already selected.
|
2006-02-09 00:37:58 +00:00
|
|
|
}
|
|
|
|
|
2005-12-17 07:47:01 +00:00
|
|
|
switch (N->getOpcode()) {
|
|
|
|
default: break;
|
2005-12-17 22:39:19 +00:00
|
|
|
case ISD::SDIV:
|
|
|
|
case ISD::UDIV: {
|
|
|
|
// FIXME: should use a custom expander to expose the SRA to the dag.
|
2006-02-09 00:37:58 +00:00
|
|
|
SDOperand DivLHS, DivRHS;
|
2006-08-07 22:28:20 +00:00
|
|
|
AddToQueue(DivLHS, N->getOperand(0));
|
|
|
|
AddToQueue(DivRHS, N->getOperand(1));
|
2005-12-17 22:39:19 +00:00
|
|
|
|
|
|
|
// Set the Y register to the high-part.
|
|
|
|
SDOperand TopPart;
|
|
|
|
if (N->getOpcode() == ISD::SDIV) {
|
2006-02-09 07:17:49 +00:00
|
|
|
TopPart = SDOperand(CurDAG->getTargetNode(SP::SRAri, MVT::i32, DivLHS,
|
|
|
|
CurDAG->getTargetConstant(31, MVT::i32)), 0);
|
2005-12-17 22:39:19 +00:00
|
|
|
} else {
|
2006-02-05 05:50:24 +00:00
|
|
|
TopPart = CurDAG->getRegister(SP::G0, MVT::i32);
|
2005-12-17 22:39:19 +00:00
|
|
|
}
|
2006-02-09 07:17:49 +00:00
|
|
|
TopPart = SDOperand(CurDAG->getTargetNode(SP::WRYrr, MVT::Flag, TopPart,
|
|
|
|
CurDAG->getRegister(SP::G0, MVT::i32)), 0);
|
2005-12-17 22:39:19 +00:00
|
|
|
|
|
|
|
// FIXME: Handle div by immediate.
|
2006-02-05 05:50:24 +00:00
|
|
|
unsigned Opcode = N->getOpcode() == ISD::SDIV ? SP::SDIVrr : SP::UDIVrr;
|
2006-02-09 00:37:58 +00:00
|
|
|
Result = CurDAG->SelectNodeTo(N, Opcode, MVT::i32, DivLHS, DivRHS, TopPart);
|
2006-08-11 09:08:15 +00:00
|
|
|
return NULL;
|
2005-12-17 22:39:19 +00:00
|
|
|
}
|
2005-12-17 22:30:00 +00:00
|
|
|
case ISD::MULHU:
|
|
|
|
case ISD::MULHS: {
|
2005-12-17 22:39:19 +00:00
|
|
|
// FIXME: Handle mul by immediate.
|
2006-02-09 00:37:58 +00:00
|
|
|
SDOperand MulLHS, MulRHS;
|
2006-08-07 22:28:20 +00:00
|
|
|
AddToQueue(MulLHS, N->getOperand(0));
|
|
|
|
AddToQueue(MulRHS, N->getOperand(1));
|
2006-02-05 05:50:24 +00:00
|
|
|
unsigned Opcode = N->getOpcode() == ISD::MULHU ? SP::UMULrr : SP::SMULrr;
|
2006-02-09 07:17:49 +00:00
|
|
|
SDNode *Mul = CurDAG->getTargetNode(Opcode, MVT::i32, MVT::Flag,
|
2006-02-10 07:35:42 +00:00
|
|
|
MulLHS, MulRHS);
|
2005-12-17 22:30:00 +00:00
|
|
|
// The high part is in the Y register.
|
2006-02-09 07:17:49 +00:00
|
|
|
Result = CurDAG->SelectNodeTo(N, SP::RDY, MVT::i32, SDOperand(Mul, 1));
|
2006-08-11 09:08:15 +00:00
|
|
|
return NULL;
|
2005-12-17 22:30:00 +00:00
|
|
|
}
|
2005-12-17 07:47:01 +00:00
|
|
|
}
|
|
|
|
|
2006-08-11 09:08:15 +00:00
|
|
|
return SelectCode(Result, Op);
|
2005-12-17 07:47:01 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
|
2006-02-05 05:50:24 +00:00
|
|
|
/// createSparcISelDag - This pass converts a legalized DAG into a
|
2006-01-26 07:22:22 +00:00
|
|
|
/// SPARC-specific DAG, ready for instruction scheduling.
|
2005-12-17 07:47:01 +00:00
|
|
|
///
|
2006-02-05 05:50:24 +00:00
|
|
|
FunctionPass *llvm::createSparcISelDag(TargetMachine &TM) {
|
|
|
|
return new SparcDAGToDAGISel(TM);
|
2005-12-17 07:47:01 +00:00
|
|
|
}
|