RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-01-08 12:21:04 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity
76,186 Commits 4 Branches 5 Tags 634 MiB
d63e75cd59
Commit Graph

76186 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
James Molloy
d63e75cd59 Fix emission of debug data for global variables. getContext() on DIGlobalVariables is not valid any more. 
llvm-svn: 140539
 2011-09-26 17:40:42 +00:00
Justin Holewinski
443a122ac3 PTX: Add .align tests to stack object test file 
llvm-svn: 140537
 2011-09-26 16:20:38 +00:00
Justin Holewinski
c2d7be1dd0 PTX: SM > 2.0 implies +double 
llvm-svn: 140536
 2011-09-26 16:20:36 +00:00
Justin Holewinski
859dd9fa59 PTX: Fix some lingering issues with stack allocation 
llvm-svn: 140535
 2011-09-26 16:20:34 +00:00
Justin Holewinski
848dd4cf7c PTX: Split up the TableGen instruction definitions into logical units 
llvm-svn: 140534
 2011-09-26 16:20:31 +00:00
Justin Holewinski
83ae9143fd PTX: Unify handling of loads/stores 
llvm-svn: 140533
 2011-09-26 16:20:28 +00:00
Justin Holewinski
e79db83e87 PTX: Handle FrameIndex nodes 
llvm-svn: 140532
 2011-09-26 16:20:25 +00:00
David Meyer
90ed5fdd4f Only run tests in test/CodeGen/CBackend/X86 when both X86 and CBackend are supported 
llvm-svn: 140517
 2011-09-26 06:44:27 +00:00
David Meyer
a6e588d80c PR11004: Inline memcpy to avoid generating nested call sequence. Un-XFAIL 2011-06-09-TailCallByVal and 2010-11-04-BigByval 
llvm-svn: 140516
 2011-09-26 06:13:20 +00:00
Craig Topper
a08173e534 Fix VEX decoding in i386 mode. Fixes PR11008. 
llvm-svn: 140515
 2011-09-26 05:12:43 +00:00
Jakob Stoklund Olesen
cbd2c336ab Add target hook for pseudo instruction expansion. 
Many targets use pseudo instructions to help register allocation.  Like
the COPY instruction, these pseudos can be expanded after register
allocation.  The early expansion can make life easier for PEI and the
post-ra scheduler.

This patch adds a hook that is called for all remaining pseudo
instructions from the ExpandPostRAPseudos pass.

llvm-svn: 140472
 2011-09-25 19:21:35 +00:00
Nadav Rotem
559e12a58a [vector-select] Address one of the issues in pr10902. EXTRACT_VECTOR_ELEMENT 
SDNodes may return values which are wider than the incoming element types. In
this patch we fix the integer promotion of these nodes.

Fixes spill-q.ll when running -promote-elements.

llvm-svn: 140471
 2011-09-25 18:59:42 +00:00
Jakob Stoklund Olesen
7e8448c147 Clean up code after renaming LowerSubregs -> ExpandPostRAPseudos. 
No functional change intended.

llvm-svn: 140470
 2011-09-25 16:46:08 +00:00
Jakob Stoklund Olesen
e5f42e93f7 Rename LowerSubregs to ExpandPostRAPseudos. 
I'll fix the file contents in the next commit.

This pass is currently expanding the COPY and SUBREG_TO_REG pseudos. I
am going to add a hook so targets can expand more pseudo-instructions
after register allocation.

Many targets have pseudo-instructions that assist the register
allocator.  They can be expanded after register allocation, before PEI
and PostRA scheduling.

llvm-svn: 140469
 2011-09-25 16:46:00 +00:00
Benjamin Kramer
8cab81e0ef Sort CMakeLists.txt. 
llvm-svn: 140465
 2011-09-24 22:06:35 +00:00
Nadav Rotem
347c658183 Implement Duncan's suggestion to use the result of getSetCCResultType if it is legal 
(this is always the case for scalars), otherwise use the promoted result type.

Fix test/CodeGen/X86/vsplit-and.ll when promote-elements is enabled.

llvm-svn: 140464
 2011-09-24 19:48:19 +00:00
Nadav Rotem
f1449d75ba [Vector-Select] Address one of the problems in 10902. 
When generating the trunc-store of i1's, we need to use the vector type and not
the scalar type.

This patch fixes the assertion in CodeGen/Generic/bool-vector.ll when
running with -promote-elements.

llvm-svn: 140463
 2011-09-24 18:32:19 +00:00
Akira Hatanaka
ba4a83a86b Add .td file. 
llvm-svn: 140446
 2011-09-24 01:40:18 +00:00
Akira Hatanaka
20ebca467d Revert change made in .gitignore. 
llvm-svn: 140445
 2011-09-24 01:37:58 +00:00
Akira Hatanaka
bf382ce7ed Preparation for adding simple Mips64 instructions. 
llvm-svn: 140443
 2011-09-24 01:34:44 +00:00
Jakob Stoklund Olesen
59b2982dcf Only run MF.verify() with EXPENSIVE_CHECKS=1. 
llvm-svn: 140441
 2011-09-24 01:11:19 +00:00
Daniel Dunbar
599366dcae sys::Process: Add a SetWorkingDirectory method. 
llvm-svn: 140433
 2011-09-23 23:23:36 +00:00
Andrew Trick
3540419340 LSR minor bug fix in RateRegister. 
No test case. Noticed by inspection and I doubt it ever affects the
outcome of the overall heuristic, let alone final codegen.

llvm-svn: 140431
 2011-09-23 23:05:19 +00:00
Chris Lattner
162cff8104 Duncan owns dragonegg too, it's all his fault :) 
llvm-svn: 140430
 2011-09-23 22:46:43 +00:00
Jakob Stoklund Olesen
bc6ae70907 Verify that terminators follow non-terminators. 
This exposes a -segmented-stacks bug.

llvm-svn: 140429
 2011-09-23 22:45:39 +00:00
Eli Friedman
a66a438876 PR10998: It is not legal to sink an instruction past the terminator of a block; make sure we don't do that. 
llvm-svn: 140428
 2011-09-23 22:41:57 +00:00
Owen Anderson
fc9a0d104c Teach the Thumb2 AsmParser to accept pre-indexed loads/stores with an offset of #-0. 
llvm-svn: 140426
 2011-09-23 22:25:02 +00:00
Jakob Stoklund Olesen
ca6877343b Also match negative offsets for addrmode3 and addrmode5. 
Math is hard, and isScaledConstantInRange() always returned false for
negative constants.  It was doing unsigned division of negative numbers
before casting back to signed.

llvm-svn: 140425
 2011-09-23 22:10:33 +00:00
Owen Anderson
f9ff097fdd Fix incorrect disassembly test. 
llvm-svn: 140423
 2011-09-23 22:05:54 +00:00
Owen Anderson
e63c963148 Add more fixed bits to USAT16 encoding to filter out incorrect decodings. 
llvm-svn: 140422
 2011-09-23 21:57:50 +00:00
Owen Anderson
53c6b08ad8 Post-index loads/stores in still need to print the post-indexed immediate, even if it's zero, to distinguish them from non-post-indexed instructions. 
llvm-svn: 140420
 2011-09-23 21:26:40 +00:00
Owen Anderson
071eb7580a Reapply r140412 (Thumb2 reg-reg loads cannot target SP or PC), with invalid testcases updated. 
llvm-svn: 140415
 2011-09-23 21:07:25 +00:00
Owen Anderson
a2cfbf33af Revert r140412. This affects more instructions than intended. 
llvm-svn: 140413
 2011-09-23 21:02:01 +00:00
Owen Anderson
227b8c74fb Thumb2 register-shifted-register loads cannot target the PC or the SP. 
llvm-svn: 140412
 2011-09-23 21:00:32 +00:00
Anna Zaks
76528b198e Add getTreeFactory() to ImmutableSet to allow construction of ImmutableSetRef from an ImmutableSet object. 
llvm-svn: 140402
 2011-09-23 19:10:26 +00:00
Akira Hatanaka
224ebf0e1b Implement N32/64 calling convention. Patch by Liu. 
llvm-svn: 140401
 2011-09-23 19:08:15 +00:00
Akira Hatanaka
8573d26722 Make FGR64RegisterClass available if target is Mips64. 
llvm-svn: 140397
 2011-09-23 18:28:39 +00:00
Akira Hatanaka
1e2b0369c6 Add definitions of 64-bit register files. Add code for returning Mips64's sets of 
callee-saved registers and reserved registers.

llvm-svn: 140395
 2011-09-23 18:11:56 +00:00
Justin Holewinski
b89e54799d PTX: Fix parameter order bug 
llvm-svn: 140394
 2011-09-23 17:59:11 +00:00
Wesley Peck
aa6f35fe05 Fix a couple of 80 column violations. 
patch contributed by Jia Liu!

llvm-svn: 140391
 2011-09-23 17:24:41 +00:00
Justin Holewinski
d0190a31d3 PTX: Cleanup unused code in PTXMachineFunctionInfo 
llvm-svn: 140390
 2011-09-23 17:15:53 +00:00
Justin Holewinski
0ae669e25c PTX: Fix another 80-column violation 
llvm-svn: 140387
 2011-09-23 16:50:35 +00:00
Justin Holewinski
1c0e0dcfbe PTX: Handle function call return values 
llvm-svn: 140386
 2011-09-23 16:48:41 +00:00
Richard Osborne
0ec86a885b Fix 80 column violations. 
Original patch by Liu.

llvm-svn: 140385
 2011-09-23 16:28:10 +00:00
Duncan Sands
6d3fe8d11a Implement Chris's suggestion of legalizing the various SSE and AVX 
hadd/hsub intrinsics into the new fhadd/fhsub X86 node.

llvm-svn: 140383
 2011-09-23 16:10:22 +00:00
Garrison Venn
d0c68eb6c0 Modified demo to use 3.0 resume instruction vs calling _Unwine_Resume. 
Also conducted some reformatting. As the LLVM coding standard doc does not
seem to touch on how to align function arguments, and format code longer than
80 cols in general, the confusion persists. There is the golden rule, but as
this code has gone through several styles to deal with this, the golden rule
seems to be ignored. The latest reformatting effort tries to match the other
source files as much as possible.

Tested on OS X 10.7.1 with, and without the OLD_EXC_SYSTEM defined. Have NOT
tested on LINUX.

llvm-svn: 140379
 2011-09-23 14:45:10 +00:00
Justin Holewinski
0231798704 PTX: Start fixing function calls 
llvm-svn: 140378
 2011-09-23 14:31:12 +00:00
Justin Holewinski
0bb6486c58 PTX: Remove PTX calling convention files 
llvm-svn: 140377
 2011-09-23 14:18:27 +00:00
Justin Holewinski
6d69389691 [PATCH 2/2] PTXInstrInfo.td PTXIntrinsicInstrInfo.td 80 columns 
From 5936c03172e251f12a0332d1033de5718e6e2091 Mon Sep 17 00:00:00 2001
---
 lib/Target/PTX/PTXInstrInfo.td          |  165 ++++++++++++++++++++----------
 lib/Target/PTX/PTXIntrinsicInstrInfo.td |   88 +++++++++++------
 2 files changed, 167 insertions(+), 86 deletions(-)

llvm-svn: 140376
 2011-09-23 14:18:24 +00:00
Justin Holewinski
6353459757 PTX: Generalize handling of .param types 
llvm-svn: 140375
 2011-09-23 14:18:22 +00:00