Tim Northover 6f86e23c1a AArch64/ARM64: support indexed loads/stores on vector types.
While post-indexed LD1/ST1 instructions do exist for vector loads,
this patch makes use of the more flexible addressing-modes in LDR/STR
instructions.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@207838 91177308-0d34-0410-b5e6-96231b3b80d8
2014-05-02 14:54:15 +00:00
..
2014-04-09 14:47:27 +00:00
2014-04-11 22:27:58 +00:00
2014-04-14 12:59:52 +00:00
2014-04-09 07:07:02 +00:00
2014-04-18 14:54:35 +00:00