Tim Northover 5530ac99e6 ARM: treat [N x i32] and [N x i64] as AAPCS composite types
The logic is almost there already, with our special homogeneous aggregate
handling. Tweaking it like this allows front-ends to emit AAPCS compliant code
without ever having to count registers or add discarded padding arguments.

Only arrays of i32 and i64 are needed to model AAPCS rules, but I decided to
apply the logic to all integer arrays for more consistency.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@230348 91177308-0d34-0410-b5e6-96231b3b80d8
2015-02-24 17:22:34 +00:00
..
2013-05-20 08:01:34 +00:00
2014-04-03 17:35:22 +00:00
2014-01-29 11:50:56 +00:00
2014-05-12 22:13:07 +00:00
2014-09-02 22:45:13 +00:00
2012-06-11 08:07:26 +00:00
2014-02-16 07:31:05 +00:00
2012-02-28 02:08:50 +00:00
2014-08-26 12:47:26 +00:00
2014-11-14 22:45:23 +00:00
2015-01-14 22:27:36 +00:00
2014-01-29 11:50:56 +00:00
2014-01-29 11:50:56 +00:00
2014-01-29 11:50:56 +00:00
2014-04-25 17:51:25 +00:00
2014-11-17 14:08:57 +00:00
2014-04-03 17:35:22 +00:00
2014-04-03 17:35:22 +00:00
2012-09-29 21:43:49 +00:00
2014-12-04 19:34:50 +00:00
2014-09-02 22:46:18 +00:00
2014-11-03 17:38:00 +00:00
2014-08-20 10:40:20 +00:00
2014-04-03 17:35:22 +00:00
2014-04-03 17:35:22 +00:00
2015-01-19 15:16:06 +00:00
2011-03-15 01:49:08 +00:00
2014-04-03 17:35:22 +00:00
2014-04-23 01:09:29 +00:00
2014-01-24 17:20:08 +00:00
2014-09-23 23:18:01 +00:00
2013-09-04 21:23:23 +00:00
2014-12-22 13:29:46 +00:00
2013-07-18 13:17:26 +00:00
2014-12-09 21:25:00 +00:00
2014-12-09 21:25:00 +00:00