Magic-Mirror/capstone
1
0
Fork 0
mirror of https://github.com/capstone-engine/capstone.git synced 2025-02-25 09:00:43 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity
4,757 Commits 14 Branches 44 Tags
Commit Graph

4757 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
billow
fae62b74bf refactor: Refactor TriCore instructions and operands 
- Add new immediate operands and refactor code for better readability in TriCoreInstrInfo
- Update InstPrinter functions to handle new immediate operands and remove unused function
 2023-04-14 00:35:20 +08:00
billow
5b7e20ad55 fix: TriCore Instruction Formats and Printing 
- Add new operand type `off18imm`
- Add `printOff18Imm` function for printing specific immediate value
 2023-04-14 00:35:19 +08:00
billow
7e937d10ad Fix: TriCore instruction operations and decoding. 2023-04-14 00:35:18 +08:00
billow
6bd7b4b894 fix: decode error 2023-04-14 00:35:17 +08:00
billow
9bdd734d0e fix: TriCore instruction decoding and printing. 
- Modify TriCore instructions to use bracket syntax and offsets for better clarity
- Add off4_fixup and printSExtImm_n
 2023-04-14 00:35:17 +08:00
billow
a78a46a397 fix: TriCore architecture disassembly codes 
- Rename `ISLR_post_increment` to `ISLR_pos` for clarity
- Fix register decoding for TriCore architecture in `TriCoreDisassembler.c`
- Add new file `LoadStore.s.cs` to `suite/MC/TriCore`
 2023-04-14 00:35:16 +08:00
billow
2299215eaf docs: Refactor project structure and remove unnecessary file. 2023-04-14 00:35:15 +08:00
billow
f19a93ad43 add BO 2023-04-14 00:35:14 +08:00
billow
6381b0750e add MTCR 2023-04-14 00:35:13 +08:00
billow
1c190c49cc Whether to call a10 a sp 2023-04-14 00:35:12 +08:00
billow
fc3cf3aa80 fix imask 2023-04-14 00:35:11 +08:00
billow
63db2dc804 fix mov.a mov.d 2023-04-14 00:35:10 +08:00
billow
927e075500 fix 2023-04-14 00:35:09 +08:00
billow
fec75ae36a fix RR 2023-04-14 00:35:09 +08:00
billow
85d2936f87 fix INSERT_rrpw 2023-04-14 00:35:08 +08:00
billow
3a6076a6d4 fix RRPW 2023-04-14 00:35:07 +08:00
billow
9567b8915d fix 2023-04-14 00:35:06 +08:00
billow
70058f9104 fix SRRS 2023-04-14 00:35:05 +08:00
billow
fd8a2b8dc9 fix BO BOL 2023-04-14 00:35:04 +08:00
billow
001f3487b1 fix DecodeRegisterClass 2023-04-14 00:35:03 +08:00
billow
8fa4d4cb99 fix DecodeRegisterClass 
- `DecodeABSInstruction`
- `DecodeRLCInstruction`
- `DecodeSSRInstruction`
- `DecodeSRCInstruction`
 2023-04-14 00:35:02 +08:00
billow
98f0eb61a8 fix 2023-04-14 00:35:01 +08:00
billow
e5b44ff47c add sign_ext zero_ext 2023-04-14 00:35:01 +08:00
billow
18d4952c67 add more tricore cstest 2023-04-14 00:35:00 +08:00
billow
c4a9694d9e - add tricore to python binding 
- try fix `test_corpus.py`
 2023-04-14 00:34:59 +08:00
billow
cffcfdbb4c fix 2023-04-14 00:34:58 +08:00
billow
564f962146 fix 2023-04-14 00:34:57 +08:00
billow
f3c11e85cd add tricore to cstest 2023-04-14 00:34:56 +08:00
billow
ca6262325f add tricore to cstool 2023-04-14 00:34:55 +08:00
billow
75c5e26358 fix DecodeInstruction 2023-04-14 00:34:54 +08:00
billow
bb16f2d785 Decode*Instruction 2023-04-14 00:34:53 +08:00
billow
b1f7cfeb84 fix build 2023-04-14 00:34:52 +08:00
billow
30432c862d add FPU Instructions 2023-04-14 00:34:52 +08:00
billow
33080bb326 update TriCore*.inc 2023-04-14 00:34:51 +08:00
billow
1a148e2b65 ST SUB SYSCALL XOR XNOR 2023-04-14 00:34:50 +08:00
billow
1e44b5346d SHA* ST* 2023-04-14 00:34:49 +08:00
billow
27e5ef647a RSUB* SAT* SEL* SH* 2023-04-14 00:34:48 +08:00
billow
093829be2b modified: arch/TriCore/TriCoreInstrInfo.td 2023-04-14 00:34:47 +08:00
billow
f7aa5d17ff MUL* NAND* NE* NOP NOR OR 2023-04-14 00:34:46 +08:00
billow
26454fd243 MSUB* 2023-04-14 00:34:45 +08:00
billow
248f7c6f14 MOV* 2023-04-14 00:34:45 +08:00
billow
86f6a60818 MAX* MFCR MIN* 2023-04-14 00:34:44 +08:00
billow
dae993af5d fix MADD* 2023-04-14 00:34:43 +08:00
billow
7f32015cfb MADD* 2023-04-14 00:34:42 +08:00
billow
3bbb2d5b76 - LD* 
- `LEA*`
- `LHA*`
- `LOOP*`
- `LT*`
 2023-04-14 00:34:41 +08:00
billow
16befd3724 ld* 2023-04-14 00:34:40 +08:00
billow
30cf8288e8 modified: arch/TriCore/TriCoreInstrInfo.td 2023-04-14 00:34:39 +08:00
billow
59da967a01 Changes to be committed: 
modified:   arch/TriCore/TriCoreInstrFormats.td
	modified:   arch/TriCore/TriCoreInstrInfo.td
 2023-04-14 00:34:38 +08:00
billow
1968699d4d add: 
- `DEXTR*`
- `DISABLE*`
- `DSYNC*`
- `DVADJ*`
- `DIV*`
- `DVINIT*`
- `DVSTEP*`
- `ENABLE*`
- `EQ*`
 2023-04-14 00:34:38 +08:00
billow
f8c7dc474f add: 
- `CALL*`
- `CL*`
- `CMOV*`
- `CMPSWAP_W`
- `CRC*`
- `CSUB*`
- `DEBUG*`
 2023-04-14 00:34:37 +08:00