RPCSX/llvm
1
0
Fork 0
mirror of https://github.com/RPCSX/llvm.git synced 2025-02-05 03:46:27 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity
llvm/test/CodeGen/Hexagon
History
Matthias Braun b321d17e29 Move .mir tests to appropriate directories 
test/CodeGen/MIR should contain tests that intent to test the MIR
printing or parsing. Tests that test something else should be in
test/CodeGen/TargetName even when they are written in .mir.

As a rule of thumb, only tests using "llc -run-pass none" should be in
test/CodeGen/MIR.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@289254 91177308-0d34-0410-b5e6-96231b3b80d8
2016-12-09 19:08:15 +00:00
..
intrinsics
[Hexagon] Enforce LLSC packetization rules
2016-08-19 16:57:05 +00:00
vect
[Hexagon] Implement MI-level constant propagation
2016-07-28 20:01:59 +00:00
absaddr-store.ll
[Hexagon] Fix printing the address operand of S2_storerinewabs
2016-04-19 20:20:33 +00:00
absimm.ll
[Hexagon] Fixing store instructions and reenabling a few more tests.
2015-11-10 00:22:00 +00:00
adde.ll
[Hexagon] Enable the post-RA scheduler
2016-05-26 19:44:28 +00:00
addh-sext-trunc.ll
This reapplies r281304. The issue was that I had missed
2016-09-14 08:20:03 +00:00
addh-shifted.ll
[Hexagon] Adding some codegen tests and updating some to match spec.
2015-06-13 21:46:39 +00:00
addh.ll
[Hexagon] Adding some codegen tests and updating some to match spec.
2015-06-13 21:46:39 +00:00
addr-calc-opt.ll
[Hexagon] Improve balancing of address calculation
2016-07-29 15:15:35 +00:00
addrmode-indoff.ll
[Hexagon] Adding some codegen tests and updating some to match spec.
2015-06-13 21:46:39 +00:00
alu64.ll
[Hexagon] Preprocess mapped instructions before lowering to MC
2015-12-15 17:05:45 +00:00
always-ext.ll
[Hexagon] Fixing load instruction parsing and reenabling tests.
2015-11-10 00:02:27 +00:00
anti-dep-partial.mir
Move .mir tests to appropriate directories
2016-12-09 19:08:15 +00:00
args.ll
[Hexagon] Adding some codegen tests and updating some to match spec.
2015-06-13 21:46:39 +00:00
ashift-left-right.ll
[Hexagon] Adding some codegen tests and updating some to match spec.
2015-06-13 21:46:39 +00:00
Atomics.ll
[Hexagon] Handle expansion of cmpxchg
2016-06-22 16:07:10 +00:00
avoid-predspill-calleesaved.ll
[Hexagon] Optimize stack slot spills
2016-02-12 22:53:35 +00:00
avoid-predspill.ll
[Hexagon] Optimize stack slot spills
2016-02-12 22:53:35 +00:00
barrier-flag.ll
[Hexagon] Adding some codegen tests and updating some to match spec.
2015-06-13 21:46:39 +00:00
base-offset-addr.ll
[Hexagon] Adding some codegen tests and updating some to match spec.
2015-06-13 21:46:39 +00:00
base-offset-post.ll
[Hexagon] Adding some codegen tests and updating some to match spec.
2015-06-13 21:46:39 +00:00
bit-eval.ll
[Hexagon] Preprocess mapped instructions before lowering to MC
2015-12-15 17:05:45 +00:00
bit-extractu-half.ll
[Hexagon] Use S2_lsr_i_r instead of S2_extractu to obtain upper halfword
2016-01-14 21:59:22 +00:00
bit-gen-rseq.ll
MachinePipeliner pass that implements Swing Modulo Scheduling
2016-07-29 16:44:44 +00:00
bit-loop-rc-mismatch.ll
[Hexagon] Gracefully handle reg class mismatch in HexagonLoopReschedule
2016-07-26 19:17:13 +00:00
bit-loop.ll
[Hexagon] Bit-based instruction simplification
2015-10-20 22:57:13 +00:00
bit-phi.ll
[Hexagon] Do not insert non-phis before phis in bit simplification
2016-01-13 15:48:18 +00:00
bit-rie.ll
[Hexagon] Rerun bit tracker on new instructions in RIE
2016-07-26 19:08:45 +00:00
bit-skip-byval.ll
[Hexagon] Skip byval arguments when checking parameter attributes
2016-08-11 18:15:16 +00:00
bit-validate-reg.ll
[Hexagon] Validate register class when doing bit simplification
2016-08-04 17:56:19 +00:00
bit-visit-flowq.ll
[Hexagon] Clear the flow queue after visiting a single instruction
2016-09-13 14:36:55 +00:00
bitconvert-vector.ll
[Hexagon] Equally-sized vectors are equivalent in ISel (except vNi1)
2016-06-27 15:08:22 +00:00
block-addr.ll
[Hexagon] Mark PS_jumpret as pseudo-instruction, expand it into J2_jumpr
2016-08-19 14:04:45 +00:00
block-ranges-nodef.ll
[Hexagon] Properly close live range in HexagonBlockRanges ---add testcase
2016-04-22 17:30:13 +00:00
branch-non-mbb.ll
[Hexagon] Handle branches with non-mbb operands
2016-01-14 15:05:27 +00:00
branchfolder-keep-impdef.ll
Do not remove implicit defs in BranchFolder
2016-10-12 19:50:57 +00:00
BranchPredict.ll
[Hexagon] Some cleanup of instruction selection code
2015-04-22 21:17:00 +00:00
brev_ld.ll
[Hexagon] Eliminate pseudo instructions for circ/brev loads and stores
2016-02-12 17:01:51 +00:00
brev_st.ll
[Hexagon] Eliminate pseudo instructions for circ/brev loads and stores
2016-02-12 17:01:51 +00:00
bugAsmHWloop.ll
[Hexagon] Printing packet brackets when asm printing and adding a number of tests that test packet brackets.
2015-06-18 20:43:50 +00:00
build-vector-shuffle.ll
[Hexagon] Better handling of HVX vector lowering
2016-09-13 21:16:07 +00:00
builtin-prefetch-offset.ll
[Hexagon] Add support for __builtin_prefetch
2016-02-18 13:58:38 +00:00
builtin-prefetch.ll
[Hexagon] Add support for __builtin_prefetch
2016-02-18 13:58:38 +00:00
calling-conv-2.ll
[PATCH] [HEXAGON] Add a test program to verify calling convention
2015-05-12 20:13:10 +00:00
callr-dep-edge.ll
[ScheduleDAG] Make sure to process all def operands before any use operands
2016-05-10 16:50:30 +00:00
cext-check.ll
[Hexagon] Simplify HexagonInstrInfo::isPredicable
2016-05-16 16:56:10 +00:00
cext-valid-packet1.ll
[Hexagon] Printing packet brackets when asm printing and adding a number of tests that test packet brackets.
2015-06-18 20:43:50 +00:00
cext-valid-packet2.ll
[Hexagon] Printing packet brackets when asm printing and adding a number of tests that test packet brackets.
2015-06-18 20:43:50 +00:00
cext.ll
[Hexagon] Adding a number of other tests for min/max instructions and loading i1s.
2015-06-17 20:29:33 +00:00
cexti16.ll
[Hexagon] Adding a number of other tests for min/max instructions and loading i1s.
2015-06-17 20:29:33 +00:00
cfi-late.ll
[PR27284] Reverse the ownership between DICompileUnit and DISubprogram.
2016-04-15 15:57:41 +00:00
cfi-offset.ll
[Hexagon] Use offsets relative to FP+8 in .cfi_offset instructions
2016-05-11 14:53:07 +00:00
checktabs.ll
[Hexagon] Printing packet brackets when asm printing and adding a number of tests that test packet brackets.
2015-06-18 20:43:50 +00:00
circ_ld.ll
[Hexagon] Eliminate pseudo instructions for circ/brev loads and stores
2016-02-12 17:01:51 +00:00
circ_ldd_bug.ll
[Hexagon] Intrinsics for circular and bit-reversed loads and stores
2015-03-18 16:23:44 +00:00
circ_ldw.ll
[Hexagon] Intrinsics for circular and bit-reversed loads and stores
2015-03-18 16:23:44 +00:00
circ_st.ll
[Hexagon] Eliminate pseudo instructions for circ/brev loads and stores
2016-02-12 17:01:51 +00:00
circ-load-isel.ll
[Hexagon] Remove dead nodes from SelectionDAG to avoid cycles
2016-05-13 18:48:15 +00:00
clr_set_toggle.ll
[Hexagon] Improve patterns with stack-based addressing
2016-07-15 15:35:52 +00:00
cmp_pred2.ll
[opaque pointer type] Add textual IR support for explicit type parameter to load instruction
2015-02-27 21:17:42 +00:00
cmp_pred_reg.ll
[Hexagon] Adding some compare tests, fixing existing XFAILed tests, and removing mcpu=hexagonv4 since that's the minimum version anyway.
2015-06-17 17:19:05 +00:00
cmp_pred.ll
[Hexagon] Adding some compare tests, fixing existing XFAILed tests, and removing mcpu=hexagonv4 since that's the minimum version anyway.
2015-06-17 17:19:05 +00:00
cmp-extend.ll
[Hexagon] Adding some compare tests, fixing existing XFAILed tests, and removing mcpu=hexagonv4 since that's the minimum version anyway.
2015-06-17 17:19:05 +00:00
cmp-promote.ll
[Hexagon] Adding some compare tests, fixing existing XFAILed tests, and removing mcpu=hexagonv4 since that's the minimum version anyway.
2015-06-17 17:19:05 +00:00
cmp-to-genreg.ll
[Hexagon] Adding some compare tests, fixing existing XFAILed tests, and removing mcpu=hexagonv4 since that's the minimum version anyway.
2015-06-17 17:19:05 +00:00
cmp-to-predreg.ll
[Hexagon] Adding some compare tests, fixing existing XFAILed tests, and removing mcpu=hexagonv4 since that's the minimum version anyway.
2015-06-17 17:19:05 +00:00
cmp.ll
Revert r265817
2016-04-08 18:15:37 +00:00
cmpb_pred.ll
[Hexagon] Adding some compare tests, fixing existing XFAILed tests, and removing mcpu=hexagonv4 since that's the minimum version anyway.
2015-06-17 17:19:05 +00:00
cmpb-eq.ll
[Hexagon] Adding some compare tests, fixing existing XFAILed tests, and removing mcpu=hexagonv4 since that's the minimum version anyway.
2015-06-17 17:19:05 +00:00
combine_ir.ll
[Hexagon] Split double registers
2015-10-16 20:38:54 +00:00
combine.ll
[Hexagon] Generate COPY/REG_SEQUENCE more aggressively for vectors
2016-08-03 18:35:48 +00:00
common-gep-basic.ll
[Hexagon] Implement commoning of GetElementPtr instructions
2015-07-08 19:22:28 +00:00
common-gep-icm.ll
[Hexagon] Implement commoning of GetElementPtr instructions
2015-07-08 19:22:28 +00:00
compound.ll
[Hexagon] Fixing compound register printing and reenabling more tests.
2015-11-10 00:51:56 +00:00
const64.ll
[Hexagon] Generate CONST64 when optimizing for size in copy-to-combine
2016-01-15 14:08:31 +00:00
const-pool-tf.ll
[Hexagon] Improve test to check for @PCREL, only run llc, not opt -> llc.
2016-08-16 13:10:09 +00:00
constp-clb.ll
[Hexagon] Implement MI-level constant propagation
2016-07-28 20:01:59 +00:00
constp-combine-neg.ll
[Hexagon] Implement MI-level constant propagation
2016-07-28 20:01:59 +00:00
constp-ctb.ll
[Hexagon] Implement MI-level constant propagation
2016-07-28 20:01:59 +00:00
constp-extract.ll
[Hexagon] Implement MI-level constant propagation
2016-07-28 20:01:59 +00:00
constp-physreg.ll
[Hexagon] Implement MI-level constant propagation
2016-07-28 20:01:59 +00:00
constp-rewrite-branches.ll
[Hexagon] Implement MI-level constant propagation
2016-07-28 20:01:59 +00:00
constp-rseq.ll
[Hexagon] Implement MI-level constant propagation
2016-07-28 20:01:59 +00:00
constp-vsplat.ll
[Hexagon] Implement MI-level constant propagation
2016-07-28 20:01:59 +00:00
convertdptoint.ll
[opaque pointer type] Add textual IR support for explicit type parameter to load instruction
2015-02-27 21:17:42 +00:00
convertdptoll.ll
[opaque pointer type] Add textual IR support for explicit type parameter to load instruction
2015-02-27 21:17:42 +00:00
convertsptoint.ll
[opaque pointer type] Add textual IR support for explicit type parameter to load instruction
2015-02-27 21:17:42 +00:00
convertsptoll.ll
[opaque pointer type] Add textual IR support for explicit type parameter to load instruction
2015-02-27 21:17:42 +00:00
copy-to-combine-dbg.ll
[Hexagon] Check for block end when skipping debug instructions
2016-08-24 22:36:35 +00:00
csr-func-usedef.ll
[Hexagon] Register save/restore functions do not follow regular conventions
2016-04-25 17:49:44 +00:00
ctlz-cttz-ctpop.ll
[Hexagon] Some cleanup of instruction selection code
2015-04-22 21:17:00 +00:00
ctor.ll
Handle ctor/init_array initialization.
2014-11-03 14:56:05 +00:00
dadd.ll
[opaque pointer type] Add textual IR support for explicit type parameter to load instruction
2015-02-27 21:17:42 +00:00
dead-store-stack.ll
[Hexagon] Remove unsafe load instructions that affect Stack Slot Coloring
2016-11-14 17:11:00 +00:00
dmul.ll
[opaque pointer type] Add textual IR support for explicit type parameter to load instruction
2015-02-27 21:17:42 +00:00
double.ll
[opaque pointer type] Add textual IR support for explicit type parameter to load instruction
2015-02-27 21:17:42 +00:00
doubleconvert-ieee-rnd-near.ll
[opaque pointer type] Add textual IR support for explicit type parameter to load instruction
2015-02-27 21:17:42 +00:00
dsub.ll
[opaque pointer type] Add textual IR support for explicit type parameter to load instruction
2015-02-27 21:17:42 +00:00
dualstore.ll
[Hexagon] Reapply r239097 with tests corrected for shuffling and duplexing.
2015-06-05 16:00:11 +00:00
duplex.ll
[Hexagon] Reapply r239097 with tests corrected for shuffling and duplexing.
2015-06-05 16:00:11 +00:00
early-if-conversion-bug1.ll
[Hexagon] Add an early if-conversion pass
2015-10-06 15:49:14 +00:00
early-if-phi-i1.ll
[Hexagon] Add an early if-conversion pass
2015-10-06 15:49:14 +00:00
early-if-spare.ll
[Hexagon] Add an early if-conversion pass
2015-10-06 15:49:14 +00:00
early-if-vecpi.ll
[Hexagon] Post-increment loads/stores enhancements
2016-07-26 20:30:30 +00:00
early-if.ll
[Hexagon] Add an early if-conversion pass
2015-10-06 15:49:14 +00:00
eh_return.ll
[Hexagon] Printing packet brackets when asm printing and adding a number of tests that test packet brackets.
2015-06-18 20:43:50 +00:00
eliminate-pred-spill.ll
[Hexagon] HexagonMachineScheduler should account for resources
2016-07-18 14:52:13 +00:00
expand-condsets-basic.ll
Expand MUX instructions early on Hexagon
2015-03-31 13:35:12 +00:00
expand-condsets-def-undef.mir
[Hexagon] Separate Hexagon subreg indices for different register classes
2016-11-09 16:19:08 +00:00
expand-condsets-extend.ll
[Hexagon] Deal with undefs when extending live intervals
2016-09-01 13:59:35 +00:00
expand-condsets-impuse.mir
[Hexagon] Maintain kill flags through splitting in expand-condsets
2016-10-28 15:50:22 +00:00
expand-condsets-pred-undef.ll
[Hexagon] Teach mux expansion how to deal with undef predicates
2016-04-22 16:47:01 +00:00
expand-condsets-rm-reg.mir
[Hexagon] Remove registers coalesced in expand-condsets from live intervals
2016-11-02 17:59:54 +00:00
expand-condsets-rm-segment.ll
Expand MUX instructions early on Hexagon
2015-03-31 13:35:12 +00:00
expand-condsets-same-inputs.mir
[Hexagon] Don't expand mux instructions with both sources identical
2016-10-31 15:45:09 +00:00
expand-condsets-undef2.ll
[Hexagon] Check for empty live interval
2016-08-19 14:29:43 +00:00
expand-condsets-undef.ll
Expand MUX instructions early on Hexagon
2015-03-31 13:35:12 +00:00
expand-vstorerw-undef.ll
[Hexagon] Handle spills of partially defined double vector registers
2016-10-21 16:38:29 +00:00
extload-combine.ll
[Hexagon] Expand handling of the small-data/bss section
2016-04-21 18:56:45 +00:00
extract-basic.ll
[Hexagon] Generate "extract" instructions more aggressively
2015-07-14 17:07:24 +00:00
fadd.ll
[opaque pointer type] Add textual IR support for explicit type parameter to load instruction
2015-02-27 21:17:42 +00:00
fcmp.ll
[opaque pointer type] Add textual IR support for explicit type parameter to load instruction
2015-02-27 21:17:42 +00:00
fixed-spill-mutable.ll
Fixed spill stack objects are mutable
2016-08-31 13:52:17 +00:00
float-amode.ll
[Hexagon] Improvements to handling and generation of FP instructions
2016-08-19 13:34:31 +00:00
float.ll
[opaque pointer type] Add textual IR support for explicit type parameter to load instruction
2015-02-27 21:17:42 +00:00
floatconvert-ieee-rnd-near.ll
[opaque pointer type] Add textual IR support for explicit type parameter to load instruction
2015-02-27 21:17:42 +00:00
fminmax.ll
[Hexagon] Improvements to handling and generation of FP instructions
2016-08-19 13:34:31 +00:00
fmul.ll
[opaque pointer type] Add textual IR support for explicit type parameter to load instruction
2015-02-27 21:17:42 +00:00
frame-offset-overflow.ll
[Hexagon] Check for offset overflow when reserving scavenging slots
2016-08-01 17:15:30 +00:00
frame.ll
[opaque pointer type] Add textual IR support for explicit type parameter to load instruction
2015-02-27 21:17:42 +00:00
fsel.ll
[Hexagon] Use integer instructions for floating point immediates
2016-08-10 16:46:36 +00:00
fsub.ll
[opaque pointer type] Add textual IR support for explicit type parameter to load instruction
2015-02-27 21:17:42 +00:00
fusedandshift.ll
[Hexagon] Generate "extract" instructions more aggressively
2015-07-14 17:07:24 +00:00
gp-plus-offset-load.ll
[Hexagon] Missed testcase update in r260895
2016-02-15 16:15:02 +00:00
gp-plus-offset-store.ll
[opaque pointer type] Add textual IR support for explicit type parameter to gep operator
2015-03-13 18:20:45 +00:00
gp-rel.ll
[opaque pointer type] Add textual IR support for explicit type parameter to load instruction
2015-02-27 21:17:42 +00:00
hwloop1.ll
MachinePipeliner pass that implements Swing Modulo Scheduling
2016-07-29 16:44:44 +00:00
hwloop2.ll
[Hexagon] Generate more hardware loops
2015-05-08 20:18:21 +00:00
hwloop3.ll
[Hexagon] Generate more hardware loops
2015-05-08 20:18:21 +00:00
hwloop4.ll
[Hexagon] Generate more hardware loops
2015-05-08 20:18:21 +00:00
hwloop5.ll
[Hexagon] Generate hardware loop for a vectorized loop
2015-05-14 20:36:19 +00:00
hwloop-cleanup.ll
[Hexagon] Handle ENDLOOP0 in InsertBranch and RemoveBranch
2015-03-18 15:56:43 +00:00
hwloop-const.ll
[opaque pointer type] Add textual IR support for explicit type parameter to getelementptr instruction
2015-02-27 19:29:02 +00:00
hwloop-crit-edge.ll
[LSR] Don't try and create post-inc expressions on non-rotated loops
2016-08-15 07:53:03 +00:00
hwloop-dbg.ll
[PR27284] Reverse the ownership between DICompileUnit and DISubprogram.
2016-04-15 15:57:41 +00:00
hwloop-le.ll
[opaque pointer type] Add textual IR support for explicit type parameter to load instruction
2015-02-27 21:17:42 +00:00
hwloop-loop1.ll
[LSR] Don't try and create post-inc expressions on non-rotated loops
2016-08-15 07:53:03 +00:00
hwloop-lt1.ll
[Hexagon] Adding a number of other tests for min/max instructions and loading i1s.
2015-06-17 20:29:33 +00:00
hwloop-lt.ll
[Hexagon] Adding a number of other tests for min/max instructions and loading i1s.
2015-06-17 20:29:33 +00:00
hwloop-missed.ll
[Hexagon] Generate more hardware loops
2015-05-08 20:18:21 +00:00
hwloop-ne.ll
[opaque pointer type] Add textual IR support for explicit type parameter to load instruction
2015-02-27 21:17:42 +00:00
hwloop-noreturn-call.ll
[Hexagon] Allow non-returning calls in hardware loops
2016-08-11 21:14:25 +00:00
hwloop-ph-deadcode.ll
[Hexagon] Remove dead constant assignment in hardware loop pass
2015-05-14 17:31:40 +00:00
hwloop-pos-ivbump1.ll
[Hexagon] Check for underflow/wrap in hardware loop pass
2015-05-14 14:15:08 +00:00
hwloop-preh.ll
[Hexagon] Find speculative loop preheader in hardware loop generation
2016-07-27 21:20:54 +00:00
hwloop-preheader.ll
[Hexagon] Generate more hardware loops
2015-05-08 20:18:21 +00:00
hwloop-range.ll
[Hexagon] Use constant extenders to fix up hardware loops
2015-04-27 14:16:43 +00:00
hwloop-recursion.ll
[Hexagon] Check for underflow/wrap in hardware loop pass
2015-05-14 14:15:08 +00:00
hwloop-wrap2.ll
[Hexagon] Check for underflow/wrap in hardware loop pass
2015-05-14 14:15:08 +00:00
hwloop-wrap.ll
[Hexagon] Check for underflow/wrap in hardware loop pass
2015-05-14 14:15:08 +00:00
i1_VarArg.ll
Add hexagonv55 and hexagonv60 as recognized CPUs, make v60 the default
2015-11-25 20:30:59 +00:00
i8_VarArg.ll
Add hexagonv55 and hexagonv60 as recognized CPUs, make v60 the default
2015-11-25 20:30:59 +00:00
i16_VarArg.ll
Add hexagonv55 and hexagonv60 as recognized CPUs, make v60 the default
2015-11-25 20:30:59 +00:00
idxload-with-zero-offset.ll
[opaque pointer type] Add textual IR support for explicit type parameter to load instruction
2015-02-27 21:17:42 +00:00
ifcvt-diamond-bad.ll
Proper handling of diamond-like cases in if-conversion
2016-01-20 13:14:52 +00:00
ifcvt-diamond-bug-2016-08-26.ll
IfConversion: Fix branch predication bug.
2016-08-29 18:27:12 +00:00
ifcvt-edge-weight.ll
Replace all weight-based interfaces in MBB with probability-based interfaces, and update all uses of old interfaces.
2015-12-01 05:29:22 +00:00
ifcvt-impuse-livein.mir
MachineFunctionProperties/MIRParser: Rename AllVRegsAllocated->NoVRegs, compute it
2016-08-25 01:27:13 +00:00
ifcvt-live-subreg.mir
IfConversion: Add implicit uses for redefined regs with live subregisters
2016-09-28 20:07:41 +00:00
indirect-br.ll
…
inline-asm-hexagon.ll
[Hexagon] Add support for proper handling of H and L constraints
2016-07-26 17:31:02 +00:00
inline-asm-i1.ll
[Hexagon] Add RUN line to test
2016-08-19 19:36:35 +00:00
inline-asm-qv.ll
[Hexagon] Recognize "q" and "v" in inline-asm as register constraints
2016-05-18 14:34:51 +00:00
insert4.ll
[Hexagon] Eliminate Insert4 pseudo-instruction, use combines instead
2016-11-09 14:16:29 +00:00
insert-basic.ll
[Hexagon] Generate "insert" instructions more aggressively
2015-07-08 14:47:34 +00:00
is-legal-void.ll
[Hexagon] Do not check alignment for unsized types in isLegalAddressingMode
2016-08-03 15:06:18 +00:00
lit.local.cfg
Reduce verbiage of lit.local.cfg files
2014-06-09 22:42:55 +00:00
livephysregs-lane-masks2.mir
Handle non-~0 lane masks on live-in registers in LivePhysRegs
2016-10-28 20:06:37 +00:00
livephysregs-lane-masks.mir
Handle lane masks in LivePhysRegs when adding live-ins
2016-10-12 22:53:41 +00:00
loadi1-G0.ll
[Hexagon] Adding a number of other tests for min/max instructions and loading i1s.
2015-06-17 20:29:33 +00:00
loadi1-v4-G0.ll
[Hexagon] Adding a number of other tests for min/max instructions and loading i1s.
2015-06-17 20:29:33 +00:00
loadi1-v4.ll
[Hexagon] Adding a number of other tests for min/max instructions and loading i1s.
2015-06-17 20:29:33 +00:00
loadi1.ll
[Hexagon] Adding a number of other tests for min/max instructions and loading i1s.
2015-06-17 20:29:33 +00:00
long-calls.ll
[Hexagon] Add target feature to generate long calls
2016-07-25 14:42:11 +00:00
loop-prefetch.ll
[Hexagon] Use loop data prefetch on Hexagon
2016-07-22 14:22:43 +00:00
lower-extract-subvector.ll
[Hexagon] Custom lower VECTOR_SHUFFLE and EXTRACT_SUBVECTOR for HVX
2016-07-29 16:44:27 +00:00
macint.ll
[Hexagon] Some cleanup of instruction selection code
2015-04-22 21:17:00 +00:00
maxd.ll
[Hexagon] Adding a number of other tests for min/max instructions and loading i1s.
2015-06-17 20:29:33 +00:00
maxh.ll
[Hexagon] Adding a number of other tests for min/max instructions and loading i1s.
2015-06-17 20:29:33 +00:00
maxud.ll
[Hexagon] Adding a number of other tests for min/max instructions and loading i1s.
2015-06-17 20:29:33 +00:00
maxuw.ll
[Hexagon] Adding a number of other tests for min/max instructions and loading i1s.
2015-06-17 20:29:33 +00:00
maxw.ll
[Hexagon] Adding a number of other tests for min/max instructions and loading i1s.
2015-06-17 20:29:33 +00:00
mem-fi-add.ll
Revert "Change memcpy/memset/memmove to have dest and source alignments."
2015-11-19 05:56:52 +00:00
memcpy-likely-aligned.ll
[Hexagon] Make memcpy lowering thread-safe
2015-12-16 17:29:37 +00:00
memops1.ll
[opaque pointer type] Add textual IR support for explicit type parameter to load instruction
2015-02-27 21:17:42 +00:00
memops2.ll
[opaque pointer type] Add textual IR support for explicit type parameter to load instruction
2015-02-27 21:17:42 +00:00
memops3.ll
[opaque pointer type] Add textual IR support for explicit type parameter to load instruction
2015-02-27 21:17:42 +00:00
memops-stack.ll
[Hexagon] Improve patterns with stack-based addressing
2016-07-15 15:35:52 +00:00
memops.ll
[Hexagon] Improve patterns with stack-based addressing
2016-07-15 15:35:52 +00:00
mind.ll
[Hexagon] Adding a number of other tests for min/max instructions and loading i1s.
2015-06-17 20:29:33 +00:00
minu-zext-8.ll
[Hexagon] Adding a number of other tests for min/max instructions and loading i1s.
2015-06-17 20:29:33 +00:00
minu-zext-16.ll
[Hexagon] Adding a number of other tests for min/max instructions and loading i1s.
2015-06-17 20:29:33 +00:00
minud.ll
[Hexagon] Adding a number of other tests for min/max instructions and loading i1s.
2015-06-17 20:29:33 +00:00
minuw.ll
[Hexagon] Adding a number of other tests for min/max instructions and loading i1s.
2015-06-17 20:29:33 +00:00
minw.ll
[Hexagon] Adding a number of other tests for min/max instructions and loading i1s.
2015-06-17 20:29:33 +00:00
misaligned_double_vector_store_not_fast.ll
[Hexagon] Fix test that uses -debug-only to require asserts.
2016-07-29 21:44:33 +00:00
misaligned-access.ll
[opaque pointer type] Add textual IR support for explicit type parameter to load instruction
2015-02-27 21:17:42 +00:00
misched-top-rptracker-sync.ll
Reset the TopRPTracker's position in ScheduleDAGMILive::initQueues
2016-04-28 19:17:44 +00:00
mpy.ll
[opaque pointer type] Add textual IR support for explicit type parameter to load instruction
2015-02-27 21:17:42 +00:00
mulhs.ll
[Hexagon] Add pattern for 64-bit mulhs
2016-08-08 19:24:25 +00:00
mux-basic.ll
[Hexagon] Generate MUX from conditional transfers when dot-new not possible
2015-07-20 21:23:25 +00:00
newvaluejump2.ll
[Hexagon] Some cleanup of instruction selection code
2015-04-22 21:17:00 +00:00
newvaluejump.ll
[opaque pointer type] Add textual IR support for explicit type parameter to load instruction
2015-02-27 21:17:42 +00:00
newvalueSameReg.ll
[Hexagon] Fixes for new-value jump formation
2016-08-19 17:54:49 +00:00
newvaluestore.ll
[Hexagon] Enable the post-RA scheduler
2016-05-26 19:44:28 +00:00
NVJumpCmp.ll
[Hexagon] Add NewValueJump support for C4_cmpneq, C4_cmplte, C4_cmplteu
2015-12-08 16:28:32 +00:00
opt-addr-mode.ll
[Hexagon] Optimize addressing modes for load/store
2016-04-29 15:49:13 +00:00
opt-fabs.ll
[Hexagon] Bit-based instruction simplification
2015-10-20 22:57:13 +00:00
opt-fneg.ll
[opaque pointer type] Add textual IR support for explicit type parameter to load instruction
2015-02-27 21:17:42 +00:00
opt-spill-volatile.ll
[Hexagon] Do not optimize volatile stack spill slots
2016-07-27 20:50:42 +00:00
packetize_cond_inst.ll
Fix broken CHECK lines
2014-02-16 07:31:05 +00:00
packetize-cfi-location.ll
[Hexagon] Insert CFI instructions before throwing calls
2016-07-28 19:13:46 +00:00
packetize-return-arg.ll
[Hexagon] Packetize return value setup with the return instruction
2016-08-23 16:01:01 +00:00
packetize-tailcall-arg.ll
[Hexagon] Packetize function call arguments with tail call instructions
2016-07-14 19:30:55 +00:00
peephole-kill-flags.ll
[Hexagon] Clear kill flags from modified registers in peephole optimizer
2016-08-04 14:17:16 +00:00
peephole-op-swap.ll
[Hexagon] Fix operand swapping in HexagonPeephole
2016-04-19 21:36:24 +00:00
pic-jumptables.ll
[Hexagon] Add PIC support
2015-12-18 20:19:30 +00:00
pic-local.ll
Start using shouldAssumeDSOLocal on Hexagon.
2016-06-22 19:09:14 +00:00
pic-regusage.ll
[Hexagon] Generate PIC-specific versions of save/restore routines
2016-03-24 19:18:48 +00:00
pic-simple.ll
Set some tests to an unknown vendor and OS
2016-10-03 21:58:20 +00:00
pic-static.ll
Set some tests to an unknown vendor and OS
2016-10-03 21:58:20 +00:00
post-inc-aa-metadata.ll
Propagate TBAA info in SelectionDAG::getIndexedLoad
2016-08-29 19:50:15 +00:00
post-ra-kill-update.mir
Fix machine operand traversal in ScheduleDAGInstrs::fixupKills
2016-10-05 13:15:06 +00:00
postinc-load.ll
[opaque pointer type] Add textual IR support for explicit type parameter to load instruction
2015-02-27 21:17:42 +00:00
postinc-offset.ll
[Hexagon] Implement RDF-based post-RA optimizations
2016-01-12 19:09:01 +00:00
postinc-store.ll
[opaque pointer type] Add textual IR support for explicit type parameter to load instruction
2015-02-27 21:17:42 +00:00
pred-absolute-store.ll
[Hexagon] Removing unused patterns.
2015-03-09 23:08:46 +00:00
pred-gp.ll
[opaque pointer type] Add textual IR support for explicit type parameter to load instruction
2015-02-27 21:17:42 +00:00
pred-instrs.ll
[opaque pointer type] Add textual IR support for explicit type parameter to load instruction
2015-02-27 21:17:42 +00:00
predicate-copy.ll
…
predicate-logical.ll
[Hexagon] Generate instructions for operations on predicate registers
2015-07-14 19:30:21 +00:00
predicate-rcmp.ll
[Hexagon] Generate instructions for operations on predicate registers
2015-07-14 19:30:21 +00:00
propagate-vcombine.ll
[Hexagon] Recognize vcombine in copy propagation
2016-08-02 21:49:20 +00:00
rdf-copy-undef2.ll
[RDF] Handle undefined registers in RDF copy propagation
2016-04-28 15:09:19 +00:00
rdf-copy.ll
Codegen: Tail Merge: Be less aggressive with special cases.
2016-08-10 18:36:18 +00:00
rdf-dead-loop.ll
[Hexagon] Implement RDF-based post-RA optimizations
2016-01-12 19:09:01 +00:00
rdf-extra-livein.ll
[RDF] Fix liveness propagation through shadows
2016-10-03 20:17:20 +00:00
rdf-filter-defs.ll
[RDF] Fix live def propagation through basic block
2016-10-05 20:08:09 +00:00
rdf-ignore-undef.ll
[RDF] Ignore undef use operands
2016-09-06 17:03:13 +00:00
rdf-inline-asm-fixed.ll
[RDF] Improve handling of inline-asm
2016-04-28 20:33:33 +00:00
rdf-inline-asm.ll
[RDF] Improve handling of inline-asm
2016-04-28 20:33:33 +00:00
rdf-multiple-phis-up.ll
[RDF] Further improve handling of multiple phis reached from shadows
2016-09-08 20:48:42 +00:00
rdf-phi-shadows.ll
[RDF] Fix liveness analysis for phi nodes with shadow uses
2016-09-07 20:37:05 +00:00
rdf-phi-up.ll
[RDF] Switch RefMap in liveness calculation to use lane masks
2016-10-19 16:30:56 +00:00
rdf-reset-kills.ll
[RDF] Consider register as live if any alias is live
2016-04-20 14:33:23 +00:00
reg-scavengebug-3.ll
[Hexagon] Optimize stack slot spills
2016-02-12 22:53:35 +00:00
reg-scavenger-valid-slot.ll
When looking for a spill slot in reg scavenger, find one that matches RC
2016-05-18 18:16:00 +00:00
regalloc-bad-undef.mir
[Hexagon] Separate Hexagon subreg indices for different register classes
2016-11-09 16:19:08 +00:00
relax.ll
Revert r265817
2016-04-08 18:15:37 +00:00
remove_lsr.ll
[opaque pointer type] Add textual IR support for explicit type parameter to load instruction
2015-02-27 21:17:42 +00:00
remove-endloop.ll
[Hexagon] Update AnalyzeBranch, etc target hooks
2015-05-08 16:16:29 +00:00
restore-single-reg.ll
[Hexagon] Only use restore functions for single register at -Oz
2016-03-28 14:52:21 +00:00
ret-struct-by-val.ll
[Hexagon] Handle returning small structures by value
2016-07-18 17:30:41 +00:00
runtime-stkchk.ll
[Hexagon] Add support for run-time stack overflow checking
2016-03-24 20:20:07 +00:00
sdata-array.ll
[Hexagon] Expand handling of the small-data/bss section
2016-04-21 18:56:45 +00:00
sdata-basic.ll
[Hexagon] Expand handling of the small-data/bss section
2016-04-21 18:56:45 +00:00
sdr-basic.ll
[Hexagon] Split double registers
2015-10-16 20:38:54 +00:00
sdr-shr32.ll
[Hexagon] Split double registers
2015-10-16 20:38:54 +00:00
section_7275.ll
[Hexagon] Expand handling of the small-data/bss section
2016-04-21 18:56:45 +00:00
select-instr-align.ll
[Hexagon] Improve handling of unaligned vector loads and stores
2016-03-28 15:43:03 +00:00
sf-min-max.ll
[Hexagon] Add extra patterns for single-precision min/max instructions
2016-08-10 17:56:24 +00:00
sffms.ll
[Hexagon] Improvements to handling and generation of FP instructions
2016-08-19 13:34:31 +00:00
shrink-frame-basic.ll
[Hexagon] Shrink-wrap stack frame (Hexagon-specific)
2015-04-23 16:05:39 +00:00
signed_immediates.ll
[Hexagon] Adding decoders for signed operands and ensuring all signed operand types disassemble correctly.
2015-06-10 16:52:32 +00:00
simple_addend.ll
[Hexagon] Delay emission of CFI instructions
2015-10-19 17:46:01 +00:00
simpletailcall.ll
…
split-const32-const64.ll
[Hexagon] Simplify the SplitConst32/64 pass
2016-08-10 18:05:47 +00:00
stack-align1.ll
[Hexagon] Add testcases for stack alignment and variable-sized objects
2015-04-23 15:12:49 +00:00
stack-align2.ll
[Hexagon] Add testcases for stack alignment and variable-sized objects
2015-04-23 15:12:49 +00:00
stack-alloca1.ll
[Hexagon] Add testcases for stack alignment and variable-sized objects
2015-04-23 15:12:49 +00:00
stack-alloca2.ll
[Hexagon] Add testcases for stack alignment and variable-sized objects
2015-04-23 15:12:49 +00:00
static.ll
[Hexagon] Expand handling of the small-data/bss section
2016-04-21 18:56:45 +00:00
store-shift.ll
[Hexagon] Add SDAG preprocessing step to expose shifted addressing modes
2016-06-22 20:08:27 +00:00
store-widen-aliased-load.ll
[Hexagon] Merge adjacent stores
2015-10-16 19:43:56 +00:00
store-widen-negv2.ll
[Hexagon] Merge adjacent stores
2015-10-16 19:43:56 +00:00
store-widen-negv.ll
[Hexagon] Merge adjacent stores
2015-10-16 19:43:56 +00:00
store-widen.ll
[Hexagon] Merge adjacent stores
2015-10-16 19:43:56 +00:00
storerd-io-over-rr.ll
[Hexagon] Prefer _io over _rr for 64-bit store with constant offset
2016-08-02 18:50:05 +00:00
storerinewabs.ll
[Hexagon] Fix printing the address operand of S2_storerinewabs
2016-04-19 20:20:33 +00:00
struct_args_large.ll
The canonical way to XFAIL a test for all targets is XFAIL: *, not XFAIL:
2016-02-04 16:21:38 +00:00
struct_args.ll
[Hexagon] Bitwise operations for insert/extract word not simplified
2016-07-26 18:30:11 +00:00
sube.ll
[Hexagon] Use timing class info as tie-breaker in machine scheduler
2016-07-18 15:17:10 +00:00
subi-asl.ll
[Hexagon] Fix incorrect generation of S4_subi_asl_ri
2016-08-19 16:35:05 +00:00
SUnit-boundary-prob.ll
[Hexagon] segv while processing SUnit with nullNodePtr
2016-09-17 16:21:09 +00:00
swp-const-tc.ll
MachinePipeliner pass that implements Swing Modulo Scheduling
2016-07-29 16:44:44 +00:00
swp-dag-phi.ll
MachinePipeliner pass that implements Swing Modulo Scheduling
2016-07-29 16:44:44 +00:00
swp-epilog-reuse-1.ll
[Pipeliner] Fix an asssert due to invalid Phi in the epilog
2016-08-16 14:29:24 +00:00
swp-epilog-reuse.ll
MachinePipeliner pass that implements Swing Modulo Scheduling
2016-07-29 16:44:44 +00:00
swp-matmul-bitext.ll
MachinePipeliner pass that implements Swing Modulo Scheduling
2016-07-29 16:44:44 +00:00
swp-max.ll
MachinePipeliner pass that implements Swing Modulo Scheduling
2016-07-29 16:44:44 +00:00
swp-multi-loops.ll
MachinePipeliner pass that implements Swing Modulo Scheduling
2016-07-29 16:44:44 +00:00
swp-vect-dotprod.ll
MachinePipeliner pass that implements Swing Modulo Scheduling
2016-07-29 16:44:44 +00:00
swp-vmult.ll
MachinePipeliner pass that implements Swing Modulo Scheduling
2016-07-29 16:44:44 +00:00
swp-vsum.ll
MachinePipeliner pass that implements Swing Modulo Scheduling
2016-07-29 16:44:44 +00:00
tail-call-mem-intrinsics.ll
Revert "Change memcpy/memset/memmove to have dest and source alignments."
2015-11-19 05:56:52 +00:00
tail-call-trunc.ll
…
tail-dup-subreg-abort.ll
Tail duplication can mix incompatible registers in phi nodes
2015-10-21 02:40:06 +00:00
tail-dup-subreg-map.ll
[Tail duplication] Handle source registers with subregisters
2016-04-26 18:36:34 +00:00
tailcall_fastcc_ccc.ll
[Hexagon] Allow tail-call optimization when mixing C and fast calling conv
2016-08-19 15:02:18 +00:00
tfr-to-combine.ll
[Hexagon] Split double registers
2015-10-16 20:38:54 +00:00
tls_pic.ll
[Hexagon] Optimize addressing modes for load/store
2016-04-29 15:49:13 +00:00
tls_static.ll
Set some tests to an unknown vendor and OS
2016-10-03 21:58:20 +00:00
two-crash.ll
[Hexagon] Avoid replacing full regs with subregisters in tied operands
2016-10-06 16:18:04 +00:00
union-1.ll
[Hexagon] Split double registers
2015-10-16 20:38:54 +00:00
usr-ovf-dep.ll
[Hexagon] Printing packet brackets when asm printing and adding a number of tests that test packet brackets.
2015-06-18 20:43:50 +00:00
v6vec-vprint.ll
[Hexagon] vector store print tracing.
2016-08-25 13:35:48 +00:00
v60-cur.ll
MachinePipeliner pass that implements Swing Modulo Scheduling
2016-07-29 16:44:44 +00:00
v60-vsel1.ll
[Hexagon] Do not expand ISD::SELECT for HVX vectors
2016-10-27 14:30:16 +00:00
v60Intrins.ll
[Hexagon] Enable the post-RA scheduler
2016-05-26 19:44:28 +00:00
v60small.ll
[Hexagon] Hexagon V60 HVX intrinsic defintions
2015-11-26 16:54:33 +00:00
v60Vasr.ll
[Hexagon] Adding v60 test, vasr in particular.
2015-12-07 18:52:39 +00:00
vaddh.ll
[opaque pointer type] Add textual IR support for explicit type parameter to load instruction
2015-02-27 21:17:42 +00:00
validate-offset.ll
[opaque pointer type] Add textual IR support for explicit type parameter to load instruction
2015-02-27 21:17:42 +00:00
vassign-to-combine.ll
[Hexagon] Create vcombine in HexagonCopyToCombine
2016-08-18 14:12:34 +00:00
vdmpy-halide-test.ll
[Hexagon] Custom lower VECTOR_SHUFFLE and EXTRACT_SUBVECTOR for HVX
2016-07-29 16:44:27 +00:00
vec-pred-spill1.ll
[Hexagon] Optimize stack slot spills
2016-02-12 22:53:35 +00:00
vector-align.ll
[Hexagon] Specify vector alignment in DataLayout string
2016-02-12 14:47:38 +00:00
vector-ext-load.ll
[Hexagon] Expand sext- and zextloads of vector types, not just extloads
2016-09-08 17:42:14 +00:00
vload-postinc-sel.ll
[Hexagon] Simplify (+fix) instruction selection for indexed loads/stores
2016-06-24 21:27:17 +00:00
vmpa-halide-test.ll
[Hexagon] Custom lower VECTOR_SHUFFLE and EXTRACT_SUBVECTOR for HVX
2016-07-29 16:44:27 +00:00
vpack_eo.ll
[Hexagon] Custom lower VECTOR_SHUFFLE and EXTRACT_SUBVECTOR for HVX
2016-07-29 16:44:27 +00:00
vselect-pseudo.ll
[Hexagon] Expand VSelect pseudo instructions
2016-05-12 19:16:02 +00:00
vsplat-isel.ll
[Hexagon] Properly handle instruction selection of vsplat intrinsics
2016-05-12 17:21:40 +00:00
zextloadi1.ll
[Hexagon] Optimize addressing modes for load/store
2016-04-29 15:49:13 +00:00